A way to build efficient carry-skip adders
Résumé
A way is presented to obtain efficient carry-skip adders, built with blocks of different sizes in VLSI technologies. Some results for two-level carry-skip adders are given, and the optimization problem is reduced to a geometrical problem that is solved by means of an algorithm easily implemented on a microcomputer. An example of the realization of such an adder is presented.