# Digital Systems Design 

Reza Sameni

## To cite this version:

Reza Sameni. Digital Systems Design. Engineering school. Iran. 2018. cel-01815308

## HAL Id: cel-01815308 <br> https://hal.science/cel-01815308

Submitted on 14 Jun 2018

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

## DIGITAL SYSTEMS DESIGN

Reza Sameni, PhD
Email: rsameni@shirazu.ac.ir
Web: www.sameni.info
School of Electrical \& Computer Engineering
Shiraz University, Shiraz, Iran
Winter-Spring 2018

## Copyright Notice

- The current lecture notes are provided as handouts for the Digital Systems Design course presented at Shiraz University for educational purposes.
- Some images and source codes (cited within the text) have been adopted from books, papers, datasheets, and the World Wide Web; but may be subject to copyright.
- Please use the following for citing these notes:
R. Sameni, "Digital Systems Design Lecture Notes", School of Electrical \& Computer Engineering, Shiraz University, Shiraz, Iran, version 2018.


## Preface

- History: The present lecture notes have been prepared for an undergraduate course in Digital Systems Design, presented in the School of Electrical and Computer Engineering of Shiraz University between 2009 to 2018.
- Prerequisites: Logical Circuits, Computer Architecture, Signals \& Systems. It is highly recommended that the students take this course simultaneously with the Digital System Design Lab, which is designed based on the course content.
- Evaluation: The grading is based on exercises (15\%), midterm (35\%) and final (50\%) examinations.


## Table of Contents

- Part I: Architecture
- Part II: Electronic Design Automation
- Part III: Advanced Topics in Digital Systems Design and Implementation

PART I
Architecture

## The von Neumann Architecture

The von Neumann Architecture (Bobda 2007)


## The von Neumann Architecture

The VN Architecture consists of:

1. A memory for storing program and data (Harvard architectures contain two parallel accessible memories for storing program and data separately)
2. A control unit (also called control path) featuring a program counter that holds the address of the next instruction to be executed.
3. An arithmetic and logic unit (also called data path) in which instructions are executed.

## The von Neumann Architecture

The execution of an instruction on a VN computer can be done in five cycles:

1. Instruction Fetch (IF): An instruction is fetched from the memory
2. Decoding (D): The meaning of the instruction is determined and the operands are localized
3. Read Operands $(R)$ : The operands are read from the memory
4. Execute (EX): The instruction is executed with the read operands
5. Write Result (W): The result of the execution is stored back to the memory


## Pipelining in von Neumann Architectures

- Pipelining or instruction level parallelism (ILP) can be used to optimize the hardware utilization as well as the performance of programs.
- ILP does not reduce the execution latency of a single execution, but increases the throughput of a set of instructions.
- The maximum throughput is dictated by the impact of hazards in the computation. Hazards can be reduced, e.g., by the use of a Harvard architecture.



## Pipelining in von Neumann Architectures

Ideal pipelining is commonly unachievable. For example, the Harvard architecture pipeline is as follows:


[^0]
## Application Specific Hardware versus von Neumann Architectures

| Algorithm 1 |
| :---: |
| if $a<b$ then |
| $d=a+b$ |
| $c=a \cdot b$ |
| else |
| $d=b+1$ |
| $c=a-1$ |
| end if |



VN versus ASIP: Considering 5 cycles per instruction, the VN should be 15 times faster than the ASIP to outperform its speed (Bobda 2007)
$\checkmark$ Application specific hardware have higher performance, at a cost of lower flexibility

## Flexibility vs. Performance



Flexibility vs. performance of different architectures (Bobda 2007)

## Applications of Reconfigurable Architectures

- Rapid prototyping
$\rightarrow$ reduced time-to-market
- In-system customization
$\rightarrow$ hardware updates and patches
- Remote reconfiguration
$\rightarrow$ via RF links for telecommunication BTS, spacecrafts, satellites, ...
- Multi-modal computation
$\rightarrow$ Environment aware hardware
- Adaptive computing systems
$\rightarrow$ Machine learning applications


## References

- Bobda, C. (2007). Introduction to reconfigurable computing: architectures, algorithms, and applications. Springer Science \& Business Media.


## PROGRAMMABLE LOGIC DEVICES \& TECHNOLOGIES

## PLD Technologies

Programmable Logic Devices (PLD) have a long history (longer than conventional VN architecture CPUs):

- PROM
- Logic Chips
- SPLD: PLA \& PAL
- CPLD
- FPGA
- ASIC


## Programmable ROM (PROM)

## Example 1: PROM-based Combinatorial logic



| Inputs | Output |
| :---: | :---: |
| $\mathrm{A}[3: 0]$ | D |
| 0000 | 0 |
| 0001 | 0 |
| 0010 | 0 |
| 0011 | 0 |
| 0100 | 0 |
| 0101 | 0 |
| 0110 | 0 |
| 0111 | 1 |
| 1000 | 1 |
| 1001 | 1 |
| 1010 | 1 |
| 1011 | 1 |
| 1100 | 1 |
| 1101 | 1 |
| 1110 | 1 |
| 1111 | 0 |

## Programmable ROM (PROM)

## Example 2: PROM-based state machine



Benefit: Any logic circuit may be implemented
Drawback: Low speed

## Standard Logic Chips

- TTL (Transistor-Transistor Logic) Technology:
- The 74xxx-series
- CMOS Technology:
- The 4xxx-series



## 74000 Sub-series

- 74LS74: Low-power Schottky
- 74HCT74: High-speed CMOS
- 74HCT: 74LS TTL-compatible inputs
- SN74F00: Fast logic

|  |
| :---: |
|  |  |

Design Example Using the 74000 Series

$$
f(a, b, c)=a b+\bar{b} c
$$



## Design Example Using the 74000 Series



An Implementation of a 4-bit two register computer, including 6 CPU assembly instructions: READ (read input), INCB (increment register B), MOVAB (move contents of register A to B), MOVBA (move contents of register B to A), RETI (return from interrupt), JMP (jump).

## Programmable Logic Technologies

- Basic Idea: Logic functions can be realized in sum-ofproduct form.

$$
f(x, y, z)=\bar{x} y+x \bar{y} z
$$

Technologies:

- Simple PLD (SPLD)
- Complex PLD (CPLD)


## PLA (Programmable Logic Array) Technology

The basic concept: An arbitrary sum of product generator


## PLA (Programmable Logic Array) Technology

Example



## PAL (Programmable Array Logic) Technology

- PLA has both AND and OR programmable gates; but PAL has only programmable AND gates and the OR gates are fixed



## PAL Extra Circuitry



Macrocell
*Input - Output selection

## CPLD (Complex Programmable Logic Device)

CPLDs can be considered as a set of PAL-like blocks with a set of reconfigurable interconnection network


## CPLD (Complex Programmable Logic Device)



## Equivalent Number of Gates

- We need a measure to compare the computation power of different PLDs:
- Equivalent gates: total number of two input NAND gates
- Example: If 1 Macrocell $\approx 20$ NAND gates, a 1000 Macrocell CPLD is roughly equivalent to 20,000 NAND gates


## CPLD (Complex Programmable Logic Device)



## FPGA (Field-Programmable Gate Array)

- FPGAs are extensions of the idea of PROMs for logic circuit realization



## FPGA Configurable Logic Blocks (CLB)



Two-input Look Up Table (LUT)

## FPGA Configurable Logic Blocks (CLB)

Example:

| $x_{1}$ | $x_{2}$ | $f_{1}$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |
| $f_{1}=\bar{x}_{1} \bar{x}_{2}+x_{1} x_{2}$ |  |  |



## FPGA Configurable Logic Blocks (CLB)



Three-input Look Up Table (LUT)

## Programmed FPGA Scheme



## Programmable Switches



- Other switching technologies: Flash-based, Anti-fuse, etc.


## FPGA Logic Block Extra Circuitry

FPGA logic blocks require extra circuitry for sequential logic, routing, I/O interface, etc.


## CPLD vs. FPGA

- CPLD keeps its contents without power, also known as non-volatile
- FPGA storage cells are volatile (lose their contents when power is switched off)


## PLD Programming


(a) Off-board programming

(b) On-board programming using JTAG*

* JTAG: Joint Test Action Group


## JTAG

JTAG is a serial interface technology. The connector pins are:
-TDI: Test Data In
-TDO: Test Data Out
-TCK: Test Clock
-TMS: Test Mode Select
-TRST: Test Reset (optional)


JTAG Daisy Chain

## Other JTAG Applications

## Examples:

-Boundary Scan: the ability to set and read the values on pins without direct physical access
-Xilinx ChipScope Technology: for in-system run-time debugging


Ref: https://www.xjtag.com/about-jtag/jtag-a-technical-overview

## ASIC (Application Specific Integrated Circuit)

- In CPLD and FPGA programmable switches consume much space and reduce speed
- Alternatively, the chip layout can be totally customized; but is very expensive
- Compromise: The design may be simplified by using standard-cell or gate-array technologies


## ASIC Standard-Cell Technology



Standard logic blocks are provided by manufacturers as libraries that may be connected

## ASIC Gate-Array Technology



Only some parts of the chip are prefabricated

## PLD Packages

- Plastic Leaded Chip Carrier (PLCC)



## PLD Packages

- Small Outline Integrated Circuit (SOIC)
- Plastic Small Outline Package (PSOP)



## PLD Packages

- Thin Small Outline Package



## PLD Packages

- Pin Grid Array (PGA)

From Computer Desktop Encyclopedia © 2001 The Computer Language Co. Inc.


## PLD Packages

## - Ball Grid Array (BGA)



## PLD Leading Companies

- Xilinx
- Altera
- Actel
- Lattice
- QuickLogic


## Xilinx®

http://www.xilinx.com/
E. XILINX.

| Sign in to access accourt |
| :---: |
| Enter Keyword/Part \# |
| Advanced Search |


| Technology Solutions | Products \& Services | Market Solutions | Support | Online Store | Ahout Xilinx |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Celebrating 25 Years of Innovation... <br> FPGA Inventor Ross Freeman Honored by 2009 National Inventors Hall of Fame |  |  |  |  | - Lea |
| D0-254/ ED-80 Verification <br> Meet Industry Guidelines with Xilinx FPGAs |  | Now | New eLab Video Series <br> See Industry Experts Discuss FPGA Topics |  |  |
| Technology Solutions | Products \& Servic | Market Solutions |  |  |  |
| DSP <br> Embedded Processing <br> Connectivity <br> Memory <br> Signal Integrity <br> Power <br> Configuration <br> Security | Silicon Devices <br> Design Tools Intellectual Propert <br> Boards \& Kits <br> Design \& Support <br> Third Party Allianc <br> Training |  Aerospa <br>  Automot <br>  Broadca <br>  Consum <br>  Data Pro <br>  Industrial <br>  Wired Co <br>  Wireless | \& Defense <br> ssing and Scientific / munications ommunicati | $\begin{array}{ll} & \text { Su } \\ & \text { Do } \\ & \text { For } \\ \text { arage } & \text { Un } \\ \text { Medical } & \\ & \\ \text { ns } & \end{array}$ | load Center ort by Device mentation s rsity Program |
|  | $\mathrm{CK}^{*}$ Software <br> Download | Buy. Evalua | \& Kits <br> evelop. <br> Search |  | Investor Re |
| Jobs \| Events | Webcasts | News | Investors | Feedback | Legal | Privacy | Trademarks | Sitemap |  |  |  |  |  |
| e1994-2008 Xilinx, Inc. All Rights Reserved. |  |  |  |  |  |

## Altera ${ }^{\text {B }}$

## http://www.altera.com/



- Altera was acquired by Intel® in 2015


## Actel®

## http://www.actel.com/ <br> 

| Home |
| :--- |

## Lattice ${ }^{\circledR}$

## http://www.latticesemi.com/



## QuickLogic®

http://www.quicklogic.com/


## The FPGA Market (2013)



Reference: http://www.eetimes.com /

## The Programmable Market Share (2009)




Xilinx revenues are greater than all other pure-play PLD companies combined.

Source: Company reports
Latest information available: computed on a 4-quarter rolling basis
Dค~
£ XILINX

## Xilinx Revenue Breakdown (2009)



Source: Xilinx, Inc.
Page 7
ع. XILINX.

Reference: www.xilinx.com

## Asia Pacific FPGA Market Size by Application, 2012-2022 (USD Million)



Reference: https://www.gminsights.com/industry-analysis/field-programmable-gate-array-fpga-market-size

## References:

- S. Brown and Z. Vranesic, Fundamentals of Digital Logic with Verilog Design, McGraw-Hill, 2003, Chapter 3
- B. Zeidman, Designing with FPGAs \& CPLDs, CMP Books, 2002, Chapter 1


## FPGA INTERNAL ARCHITECTURE

## FPGA Internal Architecture

Current FPGA devices consist of:

- Configurable logic
- Interconnect network
- Device-dependent peripherals and IP cores


## Typical FPGA Architectures (an academic classification)

- Fine Grained (homogeneous)
- Medium Grained
- Coarse Grained (heterogeneous)
$\checkmark$ From top to bottom the logic blocks become more complex and advanced.
$\checkmark$ Node-Based Reconfigurable Architectures: Imagine a network of computers and programmable devices, which can be reconfigured on-demand
$\checkmark$ Current FPGA architectures are considered medium grain in this classification


## Basic FPGA Architectures



Row-based


Sea of gates


## Actual FPGA Architectures


(a) The Xilinx Virtex II

## Actual FPGA Architectures


(b) Atmel's symmetrical array arrangement

## Actual FPGA Architectures



Figure 2.35. Hierarchical arrangement on the Altera Stratix II FPGA

## Multipurpose Logic Blocks

Logic blocks are commonly multi-purpose:

- Shift Registers
- Memory (RAM)
- Look-up-tables (LUT)


## Configurable Logic Blocks



## Hierarchical FPGA Architecture



CLB in the Spartan, Virtex II, II Pro and Virtex 4


CLB in the Virtex 5

The left part slices of a CLB (SLICEM) can be configured either as combinatorial logic, or can be use as 16 -bit SRAM or as shift register while right-hand slices. The SLICEL can only be configured as combinatorial logic.

## Slicing



## Hierarchical FPGA Architecture

- Current FPGA internal architectures have a sort of hierarchical design, both, in their CLB and interconnection networks:
- Xilinx Terminology: Logic Cells, Slices, Configurable Logic Blocks
- Altera Terminology: Logic Element, Logic Array Block

Why?

## Xilinx Logic Blocks



Фиг. 6. Structure of the slice element within Virtex-5.

## Xilinx vs. Altera Logic Cells



Figure 2.26. Logic Element in the Cyclone II


Figure 2.24. Basic block of the Xilinx FPGAs

## Altera Logic Blocks



Figure 2.27. Stratix II Adaptive Logic Module

- Question: How do companies decide about their FPGA internal architecture? Is it a only matter of technology or taste?


## Interconnect Networks



Figure 2.34. Actel ProASIC local routing resources

## Interconnect Networks



## Other Peripherals within Contemporary FPGA

- Block Memories
- Digital Clock Managers
- Dedicated Adders \& Multipliers
- Variety of I/O interfaces
- Embedded Processors


## Embedded Block Memories



## Embedded Multiplier, Adder, MAC



## Clock Trees



## Clock Management

## Usage:

1. Jitter removal
2. Frequency synthesis
3. Phase shifting
4. Clock de-skewing


## 1. Jitter Removal


"Clean" daughter clocks used to drive internal clock trees or output pins

## Jitter Specifications

Cycle-to-cycle jitter is the difference in clock period
from one cycle to the next.



Figure 46: Peak-to-Peak Period Jitter Example

## Clock Jitter Issues

Impacts of clock jitter on signal quality and data processing:

- Analog domain:
- Critical; causes phase modulation (distortion) and directly translates into phase noise
- Digital domain:
- Critical; when working with multiple clocks and different clock domains
- Irrelevant; in single-clock systems and if the clock jitter is far smaller than the clock period.
Note: Clock jitter is a random variable with a probability distribution function.


## Practical Jitter Measurement

## Using an oscilloscope:




Further Reading: Agilent®® and Tektronix® clock analysis tools

## Jitter Calculation

## Peak-to-Peak

$J I T T E R_{\text {TOTAL }}=\sqrt{\left(J I T T E R_{\text {INPUT }}\right)^{2}+\left(J I T T E R_{S P E C}\right)^{2}}$

Peak-to-Peak Deviation
$\left.J I T T E R_{\text {TOTAL }}= \pm \sqrt{\frac{\left(J I T T E R_{\text {INPUT }}\right)^{2}+\left(J I T T E R_{S P E C}\right)^{2}}{2}}\right]$
where

JITTER $_{\text {INPUT }}=$ The input period jitter, measured at the clock input pin of the FPGA
JITTER $_{\text {SPEC }}=\quad$ The DLL clock output period jitter, as specified in the Spartan-3 Data Sheet for the appropriate output port

JITTER $_{\text {TOTAL }}=\quad$ The expected total output period jitter

## Jitter Calculation

## Example

Assume that an input clock has 150 ps peak-to-peak period jitter, optionally expressed as $\pm 75 \mathrm{ps}$. The incoming clock is duty-cycle corrected, using the same frequency, on the CLK0 DCM output.

In this case, JITTER ${ }_{\text {INPUT }}=150 \mathrm{ps}$. The value for JITTER ${ }_{\text {SPEC }}$ is the Spartan-3 Data Sheet specification called CLKOUT_JITT_PER_0, which is estimated here as $\pm 100 \mathrm{ps}$, or 200 ps peak-to-peak.

$$
J I T T E R_{\text {TOTAL }}=\sqrt{(150 \mathrm{ps})^{2}+(200 \mathrm{ps})^{2}}=250 \mathrm{ps}
$$

Consequently, the total jitter on the DCM output is 250 ps peak-to-peak or $\pm 125 \mathrm{ps}$.

## Jitter Calculation

## Example 2 (Cascaded DCMs)

Assume that the input clock has $150 \mathrm{ps}( \pm 75 \mathrm{ps}$ ) of period jitter. Assume that DCM (A) uses the CLK2X output. Use the Spartan-3 Data Sheet specification called CLKOUT_PER_JITT_2X for the DCM output jitter, estimated here as $400 \mathrm{ps}( \pm 200 \mathrm{ps})$. Assume that DCM (B) uses the CLKDV output with an integer divider value. Use the Spartan-3 Data Sheet specification called CLKOUT_PER_JITT_DV1 for the DCM output jitter, estimated here as $300 \mathrm{ps}( \pm 150 \mathrm{ps})$.
Finally, assume that DCM (C) phase shifts the output from DCM (B) by $90^{\circ}$. Use the Spartan-3 Data Sheet specification called CLKOUT_PER_JITT_90 for the DCM output jitter, estimated here as $300 \mathrm{ps}( \pm 150 \mathrm{ps}$ ).

$J I T T E R_{T O T A L(A)}=\sqrt{(150 \mathrm{ps})^{2}+(400 \mathrm{ps})^{2}}=427 \mathrm{ps}= \pm 214 \mathrm{ps}$
$J I T T E R_{T O T A L(B)}=\sqrt{(150 \mathrm{ps})^{2}+(400 \mathrm{ps})^{2}+(300 \mathrm{ps})^{2}}=522 \mathrm{ps}= \pm 261 \mathrm{ps}$
$J I T T E R_{T O T A L(C)}=\sqrt{(150 p s)^{2}+(400 p s)^{2}+(300 p s)^{2}+(300 p s)^{2}}=602 p s= \pm 301 p s$

## Recommendations for Clock Jitter Minimization

- Properly Design the Power Distribution System
- Properly Design the Printed Circuit Board
- Obey Simultaneous Switching Output (SSO) Recommendations
- Place Virtual Ground Pins Around DCM Input and Output Connections


## 2. Frequency Synthesis



Figure 38: Common Applications of Frequency Synthesis

## 3. Phase Shifting



## 4. Clock De-skewing

> Daughter clock (monitored downstream of the clock manager)
> fed back to special input


## Clock Generator Architectures

- Delay-Locked Loop (DLL)
- Phase-Locked Loop (PLL)


## Delay-Locked Loop (DLL)



## Phase-Locked Loop (PLL)



Further Reading: http://pages.hmc.edu/harris/cmosvlsi/4e/lect/lect22.pdf

## PLL vs. DLL Architecture



Further Reading:

- Basics of DLLs: https://open4tech.com/phase-and-delay-locked-loops-basics
- Control Models of PLLs and DLLs: http://pages.hmc.edu/harris/cmosvlsi/4e/lect/lect22.pdf


## Xilinx Digital Clock Manager (DCM)




DS000-2_07_040103
Figure 3: DCM Functional Block Diagram

Reference: http://www.xilinx.com/support/documentation/application_notes/xapp462.pdf

## Xilinx DCM Clock Synthesis Options



## Xilinx DCM Functional Overview


x462_02a_062403
a. Global Buffer Inputs and Clock Buffers Drive a Low-Skew Global Network in the FPGA

b. A Digital Clock Manager (DCM) Inserts Directly into the Global Clock Path

## Internal Clock De-skewing



## External Clock De-skewing



Reference: http://www.xilinx.com/support/documentation/application_notes/xapp462.pdf

## DCM Cascading



## General Purpose I/O

- The concept of I/O Banks



## Xilinx Series 7 I/O Banks

## The 7 series Xilinx FPGAs offer:

- High-performance (HP) I/O Banks: designed to meet the performance requirements of high-speed memory and other chip-to-chip interfaces with voltages up to 1.8 V
- High-range (HR) I/O Banks: designed to support a wider range of I/O standards with voltages up to 3.3 V
- Different I/O voltage standards: $3.3 \mathrm{~V}, 2.5 \mathrm{~V}, 1.8 \mathrm{~V}, 1.5 \mathrm{~V}$, $1.35 \mathrm{~V}, 1.2 \mathrm{~V}$, which includes LVTTL, LVCMOS, etc. standards
" Digitally-controlled impedance (DCI) and DCI cascading: in the HP mode


## Xilinx FPGA I／O Planning and I／O Banks

\＄tst＿out＿inv－［C：／Subcases／EC／impl／tst＿out＿inv／tst＿out＿inv．xpr］－Vivado 2013．2
File Edit Flow Tools Window Layout View Help


## Flow Navigator

Q 啫 渚
4 Project Manager
腾 Project Settings
5 Add Sources
非 IP Catalog
－IP Integrator
靠 Create Block Design
Open Block Design
Generate Block Design
$\triangle$ Simulation
Simulation Settings
（10）Run Simulation
$\triangle$ RTL Analysis
－Open Elaborated Design
4 Synthesis

## （䊉 Synthesis Settings

\＄Run Synthesis
国 Open Synthesized Desigr
$\triangle$ Implementation
（3）Implementation Settings
Dun Implementation
－回 Implemented Design Edit Timing Constrain Report Timing Summe $\xrightarrow{n}>$ Report Clock Networl Report Clock Interac （7）Report DRC
Neport Noise

Implemented Design－xc7k410tfbg676－2（active）




## Digitally Controlled Impedance

## Example:



## Xilinx Series 7 I/O Buffers

- Various I/O buffers are supported on standard FPGA devices:

IBUFDISABLE


IBUFDS_DIFF_OUT/IBUFGDS_DIFF_OUT

IBUFDISABLE

OBUFTDS





## Giga-Bit Transceiver Bus



## IP Cores

- Hard IP
- In the form of pre-implemented blocks such as microprocessor cores, gigabit interfaces, multipliers, adders, MAC functions, etc.
Example: Xilinx PowerPC
- Soft IP
- Source-level library of high-level functions that can be integrated in a custom design.
- Firm IP
- Libraries which have already been optimally mapped, placed, and routed into a group of programmable logic blocks (and possibly combined with some hard IP blocks like multipliers, etc.) and may be integrated into a custom design.


## Example: Xilinx MicroBlaze

## Hard Embedded Processors



## Soft Embedded Processors: Microblaze





## Xilinx Microblaze Core Block Diagram

MicroBlaze ${ }^{\text {TM }}$ is Xilinx 32-bit RISC Harvard architecture soft processor core with a rich instruction set optimized for embedded applications.

## Key Features \& Benefits:

- Over 70 user configurable options
- 3-stage pipeline for optimal footprint, 5-stage pipeline for maximum performance
- Supports either PLB or AXI interface
- Big-endian or Little-endian support
- Optional Memory Management Unit (MMU)
- Optional Floating Point Unit (FPU)
- Instruction and Data-side Cache



## FPGA with Embedded Microprocessors

Growth of FPGA-based processing.


- Question: Why?

Reference: http://www.gartner.com

## Xilinx Intellectual Property (IP) Cores

- Dozens of soft IP cores are provided by Xilinx and other vendors, which can be integrated into a custom design



## How to Choose an FPGA?

1. Study the problem of interest.
2. Start by a preliminary system design to find a rough estimate of the resources and system clock that you might need. This might need some simulations, writing some parts of the HDL code or putting together predesigned libraries or IP cores.
3. Choose/design an appropriate (overestimated) FPGA board for your application.
4. Proceed with the detailed design and implementation

## Xilinx 7 Series FPGAs Overview

| Max. Capability | Spartan-7 | Artix-7 | Kintex-7 | Virtex-7 |
| :---: | :---: | :---: | :---: | :---: |
| Logic Cells | 102K | 215K | 478 K | 1,955K |
| Block RAM ${ }^{(1)}$ | 4.2 Mb | 13 Mb | 34 Mb | 68 Mb |
| DSP Slices | 160 | 740 | 1,920 | 3,600 |
| DSP Performance ${ }^{(2)}$ | 176 GMAC/s | 929 GMAC/s | 2,845 GMAC/s | 5,335 GMAC/s |
| Transceivers | - | 16 | 32 | 96 |
| Transceiver Speed | - | 6.6 Gb/s | $12.5 \mathrm{~Gb} / \mathrm{s}$ | $28.05 \mathrm{~Gb} / \mathrm{s}$ |
| Serial Bandwidth | - | $211 \mathrm{~Gb} / \mathrm{s}$ | $800 \mathrm{~Gb} / \mathrm{s}$ | 2,784 Gb/s |
| PCle Interface | - | x4 Gen2 | x8 Gen2 | x8 Gen3 |
| Memory Interface | $800 \mathrm{Mb} / \mathrm{s}$ | 1,066 Mb/s | 1,866 Mb/s | 1,866 Mb/s |
| I/O Pins | 400 | 500 | 500 | 1,200 |
| I/O Voltage | 1.2V-3.3V | 1.2V-3.3V | 1.2V-3.3V | 1.2V-3.3V |
| Package Options | Low-Cost, Wire-Bond | Low-Cost, Wire-Bond, Lidless Flip-Chip | Lidless Flip-Chip and HighPerformance Flip-Chip | Highest Performance Flip-Chip |

## Notes:

1. Additional memory available in the form of distributed RAM.
2. Peak DSP performance numbers are based on symmetrical filter implementation.

## Xilinx Virex-7 Feature sunnnery

| Device ${ }^{(1)}$ | Logic Cells | Configurable Logic Blocks (CLBs) |  | $\begin{gathered} \text { DSP } \\ \text { Slices }^{(3)} \end{gathered}$ | Block RAM Blocks ${ }^{(4)}$ |  |  | $\underset{(5)}{\mathrm{CMT}}$ | PCle <br> (6) | GTX | GTH | GTZ | XADC Blocks | Total I/O Banks ${ }^{(7)}$ | Max User I/O ${ }^{(8)}$ | SLRs ${ }^{(9)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Slices ${ }^{(2)}$ | $\begin{gathered} \text { Max } \\ \text { Distributed } \\ \text { RAM (Kb) } \end{gathered}$ |  | 18 Kb | 36 Kb | $\underset{(K b)}{M a x}$ <br> (Kb) |  |  |  |  |  |  |  |  |  |
| XC7V585T | 582,720 | 91,050 | 6,938 | 1,260 | 1,590 | 795 | 28,620 | 18 | 3 | 36 | 0 | 0 | 1 | 17 | 850 | N/A |
| XC7V2000T | 1,954,560 | 305,400 | 21,550 | 2,160 | 2,584 | 1,292 | 46,512 | 24 | 4 | 36 | 0 | 0 | 1 | 24 | 1,200 | 4 |
| XC7VX330T | 326,400 | 51,000 | 4,388 | 1,120 | 1,500 | 750 | 27,000 | 14 | 2 | 0 | 28 | 0 | 1 | 14 | 700 | N/A |
| XC7VX415T | 412,160 | 64,400 | 6,525 | 2,160 | 1,760 | 880 | 31,680 | 12 | 2 | 0 | 48 | 0 | 1 | 12 | 600 | N/A |
| XC7VX485T | 485,760 | 75,900 | 8,175 | 2,800 | 2,060 | 1,030 | 37,080 | 14 | 4 | 56 | 0 | 0 | 1 | 14 | 700 | N/A |
| XC7VX550T | 554,240 | 86,600 | 8,725 | 2,880 | 2,360 | 1,180 | 42,480 | 20 | 2 | 0 | 80 | 0 | 1 | 16 | 600 | N/A |
| XC7VX690T | 693,120 | 108,300 | 10,888 | 3,600 | 2,940 | 1,470 | 52,920 | 20 | 3 | 0 | 80 | 0 | 1 | 20 | 1,000 | N/A |
| XC7VX980T | 979,200 | 153,000 | 13,838 | 3,600 | 3,000 | 1,500 | 54,000 | 18 | 3 | 0 | 72 | 0 | 1 | 18 | 900 | N/A |
| XC7VX1140T | 1,139,200 | 178,000 | 17,700 | 3,360 | 3,760 | 1,880 | 67,680 | 24 | 4 | 0 | 96 | 0 | 1 | 22 | 1,100 | 4 |
| XC7VH580T | 580,480 | 90,700 | 8,850 | 1,680 | 1,880 | 940 | 33,840 | 12 | 2 | 0 | 48 | 8 | 1 | 12 | 600 | 2 |
| XC7VH870T | 876,160 | 136,900 | 13,275 | 2,520 | 2,820 | 1,410 | 50,760 | 18 | 3 | 0 | 72 | 16 | 1 | 6 | 300 | 3 |

## Notes:

1. EasyPath ${ }^{\text {TM }}-7$ FPGAs are also available to provide a fast, simple, and risk-free solution for cost reducing Virtex-7 T and Virtex-7 XT FPGA designs
2. Each 7 series FPGA slice contains four LUTs and eight flip-flops; only some slices can use their LUTs as distributed RAM or SRLs.
3. Each DSP slice contains a pre-adder, a $25 \times 18$ multiplier, an adder, and an accumulator.
4. Block RAMs are fundamentally 36 Kb in size; each block can also be used as two independent 18 Kb blocks.
5. Each CMT contains one MMCM and one PLL.
6. Virtex-7 T FPGA Interface Blocks for PCI Express support up to $x 8$ Gen 2. Virtex-7 XT and Virtex-7 HT Interface Blocks for PCI Express support up to x8 Gen 3, with the exception of the XC7VX485T device, which supports x8 Gen 2.
7. Does not include configuration Bank 0 .
8. This number does not include GTX, GTH, or GTZ transceivers.
9. Super logic regions (SLRs) are the constituent parts of FPGAs that use SSI technology. Virtex-7 HT devices use SSI technology to connect SLRs with $28.05 \mathrm{~Gb} / \mathrm{s}$ transceivers.

## FPGA Package Numbers

## FPGA ordering information (visibly marked on the IC package)



## FPGA DESIGN FLOWS

## PLD-Based Design Flows

1. Design Idea
2. Architectural Design
3. Design Entry
4. Behavioral Simulation (Top-Down and/or Bottom-Up)
5. Register Transfer Level (RTL) Simulation/Implementation
6. Synthesis
7. Technology Mapping
8. Placement \& Routing
9. FPGA/CPLD Configuration using Bitstreams
10. Final In-System Testing
11. Fully customized IC or ASIC Fabrication
12. Gate Level \& Timing Simulation/Implementation
13. Switch Level \& Device Simulation/Implementation
14. Final Circuit Testing

## FPGA vs. Microprocessor Implementation Flow

| Microprocessor | FPGA |
| :--- | :--- |
| Architectural design | Architectural design |
| Choice of language (C, JAVA, etc.) | Choice of language (Verilog, VHDL. etc.) |
| Editing programs | Editing programs |
| Compiling programs (.DLL, .OBJ) | Compiling programs |
|  | Synthesizing programs (.EDIF) |
| Linking programs (.EXE) | Placing and routing programs (.VO, .SDF, .TTF) |
| Loading programs to ROM | FPGA configuration with bit files |
| Debugging programs | Debugging FPGA programs |
| Documenting programs/design | Documenting programs/design |
| Delivering programs | Delivering programs |

## 1. Design Entry

Utilities for design entries:

- Schematic Editors
- e.g., Altium's FPGA-ready Design Components and FPGA Generic
- Hardware Description Languages (HDL)
- e.g., Verilog, VHDL, etc.
- Finite State Machine (FSM) Editors
- e.g., ActiveHDL® FSM editor
- System Level Tools, known as HLS
- e.g., Matlab Simulink and Xilinx System Generator


## 2. Functional Simulation

- Behavioral Simulation; not necessarily implementable on hardware
- Structural Simulation; can simulate bitwise accurate models of the final hardware



## 3. Logic Synthesis

HDL $\rightarrow$ Boolean Equations $\rightarrow$ Technology Mapping

- The output of the synthesis stage is a Netlist including all the hardware modules and their interconnections
- Various Netlist Standards exist
- Electronic Design Interchange Format (EDIF)
- Xilinx Netlist Format (XNF)

Necessity of standard tools: Consider ' N ' vendors with distinct standards; $\mathrm{N}^{2}$ translators are required to interchange formats in between

## Summary of Xilinx FPGA Design Flow

1. Synthesis: converts HDL (VHDL/Verilog) code into a gatelevel netlist, represented in the terms of the UNISIM component library (a Xilinx library containing basic primitives).
2. Translate: merges the incoming netlists and constraints into a Xilin $x{ }^{\circledR}$ design file.
3. Map: fits the design into the available resources on the target device, and optionally, places the design.
4. Place and Route: places and routes the design to the timing constraints.
5. Generate Programming File: creates a bitstream file that can be downloaded to the device.

## PART II

Electronic Design Automation

## HARDWARE DESCRIPTION LANGUAGES

## Hardware Description

How can we describe a hardware?

1. Schematic design tools: Visual schematic editors. e.g., Altium®, Protel®, OrCAD®, Xilinx PlanAhead $®$, etc.
2. Hardware description languages: Verilog, VHDL, etc.
3. Set of libraries and classes in software languages
4. Any other?

## Hardware Description Examples

- Schematic editors: Altium® general FPGA design library

Example project for Xilinx Spartan-3 Starter Kit fitted with XC3S200-4FT256C device


## Hardware Description Examples

- Schematic editors: Xilinx Schematic Tools



## Hardware Description Examples

- A C++ library to simulate hardware functionality



## Hardware Description Examples

## - Hardware Description Languages

| ```module example (/*ALITOARG*/ // Dutputs lower_out, a, // Inputs lower_inb, lower_ina, i ); input i; output 口; **AUTOINPUT*/ // Beginning of automatic inputs input lower_ina; // To inst of inst.v input lower_inb; // To inst of inst.v // End of automatios /*ALITOOUTPUIT*/ // Beginning of automatic output output lower_out; // From inst of inst.v // End of automatios /*AUTOREG*/ // Beginning of automatic regs reg // End of automatios inst inst (/*AUITOINST* // Dutputes .lower_out (lower_out), // Inputs .lower_inb (lower_inb), .lower_ina (lower_ina)); always (% (*AUTOSENSE*/i) begin \square = i; end endmodule``` |
| :---: |

```
1 library ieee;
    2 use ieee.std_logic_1164.all;
    3 use ieee.numeric_std.all;
    4
    5 entity signed_adder is
    7 port
    8 aclr : in std_logic;
        clk : in std_logic;
        a : in std_logic_vector;
        b : in std_logic_vector;
        , q : out std_logic_vector'
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17 signal q_s : signed(a'high+1 downto 0); .. extra bit wide
18
19 begin -- architecture
20 assert(a'length >> b'length)
    report "Port A must be the longer vector if different sizes!"
    severity FAILURE:
    q<= std_logic_vector(q_s);
    adding_proc
    process (aclr, clk)
    begin
        if (aclr = '1') then
        q_s <= (others => '0');
            elsif rising_edge(clk) then
        q_s <= ('0'&signed(a)) + ('0'&signed(b));
        end if; -- clk'd
    end process;
34
35 end signed_adder_arch;
```

```
// definition of a model using LSF primitive modules
SC_MODULE( my_lsf_model )
{
    sca_lsf::sca_in in; // LSF input port
    sca_lsf::sca_out out; // LSF output port
    sca_lsf::sca_signal sig; // LSF signal
    // constructor with parameter
my_lsf_model( sc_module_name, double fc=1.0e3 )
{
    // instantiate pre-defined primitives here
        subl = new sca_lsf::sca_sub( "subl" );
    subl->x1( in );
    sub1->x2( sig);
    subl->y( out);
    dot1 = new sca_lsf::sca_dot( "dot1", 1.0/(2.0*M_
PI*fc) );
    dot1->x( out);
    dot1->>y( sig);
    }
};
```

Verilog

## From Schematic Editors to Hardware Description Languages

- Hardware description languages are textual means of describing a hardware
- Text is better than pictures and Karnaugh maps; as it's more simple to handle and analyze for language parsers and synthesis tools

Half-Adder


Full-Adder


```
// HalfAdder
module HalfAdder(A, B, S, C);
    input A, B;
    output S, C;
    xor sum(S, A, B);
    and Carry(C, A, B);
endmodule
// FullAdder
module FullAdder(A, B, Cin, S, Cout);
    input A, B, Cin;
    output S, Cout;
    wire S1, C1, C2;
    HalfAdder HA1(A, B, S1, C1);
    HalfAdder HA2(S1, Cin, S, Cout);
    or Carry(Cout, C1, C2);
endmodule
```


## Hardware Description Languages (HDL)

Examples of HDL languages

- VHDL
- Verilog
- SystemC
- SystemVerilog
- JHDL
- Handel-C
- Impulse C
- ...


## Hardware Description

What should a HDL look like and what features should it have?

1. Cover different levels of abstraction: transistor level, gate level, register transfer level (RTL), system level
2. Applicable for different architectures: CPLD, FPGA, ASIC, etc.
3. Provide a unique description for all synthesizable hardware
4. Ability of accurate simulation before implementation. The language should be able to simulate other functionalities required for hardware description and simulation: generating synthetic waveforms, reading/writing test vectors from/to files, setting time bases, etc.
5. Convertible into conventional data structures such as trees and graphs for algorithmic simplifications and optimizations
6. Existence of tools (tool chains) for translating the "hardware description" into "hardware"

## Current HDL Languages

- Common HDL languages support different levels of abstraction plus additional features used for simulation, modeling, and documentation of hardware (not necessarily synthesizable on hardware)
- The languages can be used for hardware: design, simulation, modeling, test, documentation
- Note: HDL languages do not generate executable codes; they describe hardware, which are later translated into hardware by electronic design automation (EDA) tools


## Verilog HDL

We use Verilog HDL in this course, because

- It has all the required features of a complete HDL
- It has a rather simple syntax
- It is not as verbose as VHDL
- It is highly popular in industry (for RTL design)

Our major references:

- S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, 2nd Ed., 2003
- WF Lee, Verilog Coding for Logic Synthesis, John-Wiley, 2003
- Xilinx XST user's manual, 2009


## Verilog HDL History

- Verilog was created by Prabhu Goel, Phil Moorby, Chi-Lai Huang and Douglas Warmke in 1983-1984, as a hardware modeling language.
- Verilog was originally owned by Automated Integrated Design Systems (later renamed as Gateway Design Automation).
- Gateway Design Automation was purchased by Cadence Design Systems in 1989.
- In 1990, Cadence put the language into the public domain, with the intention that it should become a standard, non-proprietary language.
- Versions: Verilog-95, Verilog 2001, Verilog 2005, SystemVerilog (a superset of Verilog 2005).
- Latest versions of Xilinx ISE® support Verilog 2005.
- Xilinx Vivado® supports Verilog 2005 and SystemVerilog.


## Verilog HDL Syntax

Let's start with a list of the most common digital hardware elements that we know:

- Gates: AND, OR, NOT, XOR,...
- Electronic features/elements: Wires, buffers, tristate buffers, impedance levels,...
- Multiplexers, encoders and decoders
- Finite state machines (FSM)
- Memories: RAM, ROM, dual-port vs. single port memories
- Shift registers, Barrel shifters, etc.
- Initialization and resetting mechanisms
- Combinational logic: a combination of logical components
- Sequential logic: registers (flip-flops)
- Arithmetic units: half and full adders, multipliers, counters, timers, etc.
- Logic chips: ICs with predefined timing and digital function
- Logic circuit peripherals: I/O interface, clock management
- User-defined constraints and port mapping

These elements are from different levels of abstraction; but any HDL should be able to "describe" them.

## Verilog HDL Syntax

- Verilog is a free-form language (the positioning of characters on the programming page is insignificant)
- Combinations of numbers ( $0,1,2, \ldots$ ), letters ( $a, b, \ldots, z, A, B, C, \ldots, z$ ), underscore ( $\_$) and Dollar-sign (\$) can be used in variables.
- Variable names are case-sensitive
- Variable names may not start with \$ (Verilog system commands start with \$)
- Underscores can be used between numbers as separators for better readability
- Single-line comments: // All text is considered as comment hereafter
- Single- or multi-line comment blocks: /* bla bla bla */
- Synthesis tools occasionally use comment blocks to define synthesis attributes (user-defined properties of a block of code) in specific formats:

```
reg my_reg /* synthesis maxfan = 16 preserve */;
```

LUT4 U1 (.O(O), .IO(IO),.I1(I1),.I2(I2),.I3(I3));
// synthesis attribute INIT of U1 is "8000"

## Nets and Registers

- The wire keyword is used to define nets (wires) and results of combinational logic (using an assign command).
- The reg keyword is used to define registers and results of sequential logic (in an always block). The exception is a combinational logic defined by an always block.
- Wires and registers can be defined and assigned in vector form.

```
wire a;
wire b, c;
wire [15:0]address;
reg x;
reg [7:0] bus; // little-endian form
reg [0:5] data; // big-endian form
reg [3:0] port1, port2;
```


## Logic Values

- Verilog supports four logic values

| Logic Value | Description/Usage |
| :--- | :--- |
| 0 | zero, low or false |
| 1 | one, high or true |
| z or $Z$ | high-impedance, tristates, floating (dangling) |
| x or $X$ | unknown, uninitialized, collision |

- Sized vs. unsized values

```
wire [3:0] u = 4'b1010; // sized binary
wire [7:0] x = 8'o2130; // sized octal
wire [11:0] z = 12'd35; // sized decimal
wire [19:0] y = 20'h12fa7; // sized hexadecimal
wire [31:0] w = 'd35; // unsized; NOT RECOMMENDED
wire [31:0] v = 75; // unsized decimal (by default); NOT RECOMMENDED
wire [7:0] a = 8'b10110010;
wire [5:0] b = 6'b11_01_00; // with digit separator
wire [4:0] c = 5'b1xx0z; // x and z values
```


## Assignments

- The assign keyword is used to connect wires and to define single-line combinational logic.

```
wire A, B;
reg C;
wire Y = A | B; // implicit assignment
wire X;
assign X = A ^ (B & C); // explicit assignment
wire [2:0] Z;
assign Z = {A, B, C}; // Concatenation
```


## Module Definition

```
// Sample module definition
module gate(input A, input B, input C, output O);
    wire T;
    assign T = C & B;
    assign O = A | T;
endmodule
module name
// Alternative form:
module gate(input A, input B, input C, output 0);
    assign O = A | (C & B);
endmodule
// Module instantiation
module gates(input A2, input B2, input C2, output Z)
    wire temp;
    gate g1(.A(A2), .B(B2), .C(C2), .O(temp));
    gate g2(.A(temp), .B(B2), .C(A2), .O(Z));
endmodule
```

Note: A module may not be defined inside another module; but it can be instantiated.


## Module Port Types

Three types of ports are available in Verilog:

1. input: for giving input to a module
2. output: for getting outputs from a module
3. inout: bidirectional ports which can send/receive data depending on a control line. Inouts ports should be realized using tristate buffers with appropriate control.


## Input, Output, and Inout Port Usage in Verilog

```
module bidirec (oe, clk, inp, outp, bidir);
    // Port Declaration
    input oe;
    input clk;
    input [7:0] inp;
    output [7:0] outp;
    inout [7:0] bidir;
    reg [7:0] a; realizes a tri-state buffer
    reg [7:0] b;
    assign bidir = oe ? a : 8'bZ ;
    assign outp = b;
    // Always Construct
    always @ (posedge clk) begin
        b <= bidir;
        a <= inp;
    end
endmodule
```



Inout mechanism


## Module Instance Port Mapping

- Two types of instance port mapping are supported in Verilog:

```
module logical(input A, input B, input C, output O);
    assign O = A ^ (C & B);
endmodule
module gates(input I1, input I2, input I3, output Out)
    wire temp;
    // Instance port mapping by order:
    logical L1 (I1, I2, I3, temp);
                                    unconnected (dangling) port
    // Instance port mapping by name:
    logical L2 (.A(temp), .C(I1), .B( ), .O(Out));
endmodule
```

Note: Port order is not important when using "by name" mapping
Note: All module ports (input, output, inout) are wires

## Module Port Declaration

- Two forms of port declaration are possible:



## Built-in and Device-Dependent Primitive Elements

- Verilog has several built-in primitive elements (switches, gates, etc.), which can be instantiated as modules: and, nand, not, nor, or, xor, xnor, buf, bufif0, bufif1, rtranif1, nmos, pmos, rpmos, tran, rtran, pullup, pulldown, cmos, rnmos, tranif1, tranif0, notif0, notif1, rtranif0, rcmos
Example:


## strength levels

## delay parameters

```
and (strong1, weak0)#(\overline{1,2)}\mathrm{ gate1(out, in1, in2); // with parameters}
and (out, in1, in2, in3); // with default parameters
```

- There are also device- and technology-dependent primitives:

Further Reading: http://electrosofts.com/verilog/primitives.html

## Always Blocks

- An always block is used to define, both, combinational and sequential logic blocks.
- Registers may only be assigned inside an always block (although they may represent combinational logic).
- Variables assigned in an always block should all be defined as reg



## D-Type Flip-Flops (AReview)

- D-type flip-flops are the basic elements used for sequential logic design.

```
// D-Type Flip-Flop
module D_FF (Q, D, CLOCK);
    output Q;
    input D, CLOCK;
    reg Q;
    always @(posedge CLOCK)
        Q = D;
endmodule
endmodule
```

```
```

library ieee;

```
```

library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
use ieee. std_logic_unsigned.all;
entity D_FF is
entity D_FF is
PORT( D,CLOCK: in std_logic;
PORT( D,CLOCK: in std_logic;
Q: out std_logic);
Q: out std_logic);
end D_FF;
end D_FF;
architecture behavioral of D_FF is begin
architecture behavioral of D_FF is begin
process(CLOCK) begin
process(CLOCK) begin
if(CLOCK='1' and CLOCK'EVENT) then
if(CLOCK='1' and CLOCK'EVENT) then
Q<= D;
Q<= D;
end if;
end if;
end process;
end process;
end behavioral;

```
```

end behavioral;

```
```



## Xilinx D-Type Flip-Flops

- According to Xilinx 7 Series Manual:


## Slice Flip-Flop Capabilities

> All flip-flops are D type
> All flip-flops have a single clock input (CLK)

- Clock can be inverted at the slice boundary
> All flip-flops have an active high chip enable (CE)

> All flip-flops have an active high SR input
- SR can be synchronous or asynchronous, as determined by the configuration bit stream
- Sets the flip-flop value to a pre-determined state, as determined by the configuration bit stream
> All flip-flops are initialized during configuration


## Always Blocks

- The following two pieces of code are identical (five flip-flops are inferred in total):

```
reg data;
reg data_log
reg [3:0] bus;
reg [3:0] bus_log;
always @(posedge clock) begin
data_log <= data;
bus_log <= bus;
end
```

| 1 | always @(posedge clock) data_log <= data; |
| :--- | :--- | :--- | :--- |
| 2 | always @(posedge clock) bus_log[0] <= bus [0]; |
| 3 | always @(posedge clock) bus_log[1] <= bus[1]; |
| 4 | always @ (posedge clock) bus_log[2] <= bus[2]; |
| 5 | always @ (posedge clock) bus_log[3] <= bus[3]; |

- We see that the always block has abbreviated the explicit declaration of five flipflops
- Note: All always procedures with the same sensitivity list are concurrent. They describe parallel flip-flops, which share a common clock.
- Note: The sequence of writing wire assignments, always blocks and their internal assignments are irrelevant; timing is manages by data-flow and state controllers, not by code line execution orders
- Question: What issues can raise when code line sequences become irrelevant?


## Always Block Issues (1)

Question 1: What happens if a single variable is simultaneously assigned in multiple always blocks?


Answer: The Verilog syntax does not allow this (a register may only be assigned in a single always block). Problem solved!...

Question: What if we really need to change a register value by two different clock?
Answer: We need to find another way for this later (using indirect assignments).

## Always Block Issues (2)

Question 2: What happens if data dependency exists between two register assignments?

```
always @(posedge clock)begin
    temp = datain;
    dataout = temp;
end
```

```
always @(posedge clock)begin
    dataout = temp;
    temp = datain;
end
```

Answer: Race condition; we need to find a solution.
Solution: Verilog has two different assignment operators: Blocking and Nonblocking

```
always @(posedge clock)begin // Blocking assignments
    temp = datain;
    dataout = temp;
end
always @(posedge clock)begin // Non-blocking assignments
    temp <= datain;
    dataout <= temp;
end
```


## Blocking vs. Non-Blocking Assignments

## Syntactic difference:

Blocking assignment: Evaluation and assignment are somehow immediate (blocks all other assignments and evaluations that use the same variable)

```
module blocking(in, clk, out);
    input in, clk;
    output out;
    reg q1, q2, out;
    always & (posedge clk) begin
        q1 = in;
        q2 = q1;
        out = q2;
    end
endmodule
```



Non-blocking assignment: All assignments that use the variable are deferred until all right-hand sides have been evaluated (end of simulation time-step)

```
module nonblocking(in, clk, out);
    input in, clk;
    output out;
    reg ql, q2, out;
    always (posedge clk) begin
        ql <= in;
        q2 <= q1;
        out <= q2;
    end
endmodule
```

Guideline: Blocking assignments are only used for combinational logic description. Use nonblocking assignments for sequential register assignment.

## Always Block Issues (3)

Question: What happens if two always blocks (with different sensitivity lists) have data dependency between their register assignments?

```
module race(
    input clkl,
    input clk2,
    input datain,
    output reg dataout
);
reg buffer;
always @(posedge clkl)
    buffer <= datain;
always @(posedge clk2)
    dataout <= buffer;
```

```
endmodule
```

```
endmodule
```



Answer: Race condition; no syntactic solutions exist for this issue. Should be avoided/resolved by proper design.
Example: Passing data between different clock domains.

## Signal Drive Strength

- In logic circuit design, nets can have different strength levels ranging from supply/ground (strongest) to high-impedance (weakest).
- Verilog supports various strength levels to model the driving strength phenomenon:

| Strength level | Description | Keywords | Degree |
| :--- | :--- | :--- | :--- |
| Supply drive | Power supply connections | supply0, supply1 | 7 (strongest) |
| Strong drive | Default gate and assign output strength | strong0, strong1 | 6 |
| Pull drive | Gate and assign output strength | pull0, pull1 | 5 |
| Large capacitor | Size of trireg net capacitor | large | 4 |
| Weak | Gate and assign output strength | weak0, weak1 | 3 |
| Medium capacitor | Size of trireg net capacitor | medium | 2 |
| Small capacitor | Size of trireg net capacitor | small0, small1 | 1 |
| High impedance | High Impedance | highz0, highz1 | 0 (weakest) |

## Signal Strength Collisions

|  | supplyl | strong1 | pull1 | weakl | highz1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| supply0 | $x$ | 0 | 0 | 0 | 0 |
| strong0 | 1 | $x$ | 0 | 0 | 0 |
| pull0 | 1 | 1 | $x$ | 0 | 0 |
| weak0 | 1 | 1 | 1 | $x$ | 0 |
| highz0 | 1 | 1 | 1 | 1 | $z$ |

## Signal Drive Strength Examples

## Logic strength levels

```
// Example 1: Instance of and gate with strong1 strength and weak0 strength specified.
        and (strong1, weak0) b(o, i1, i2);
// Example 2: The charge strength declaration for trireg net.
    trireg (medium) t;
// Example 3: buffers
    buf (strong1, weak0) g1 (y, a);
    buf (pull1, supply0) g2 (y, b);
    /* If a = 0 and b = 0 then y will be 0 with supply strength
        If a = 0 and b = 1 then y will be 1 with pull strength
        If a = 1 and b = 0 then y will be 0 with supply strength
        If a = 1 and b = 1 then y will be 1 with strong strength */
// Example 4:
    buf (strong1, weak0) g1 (y, a);
    buf (strong1, weak0) g1 (y, b);
    /* If a = 0 and b = 0 then y will be 0 with weak strength.
            If a = 1 and b = 1 then y will be 1 with strong strength. */
// Example 5: If a = 1 and b = 0 then y will be x with strong strength.
    buf (strong1, weak0) g1 (y, a);
    buf (weak1, strong0) g1 (y, b);
//Example 6:
    bufif0 (strong1, weak0) g1 (y, i1, ctrl);
    bufif0 (strong1, weak0) g2 (y, i2, ctrl);
// Example 7:
    and (strong1, weak0) u1 (Q, A, B);
    trireg (small) C1;
    assign (weak1, strong0) Q = A + B;
```


## Parameterized Module Design

- Verilog supports parametric module definitions
- Example 1: A parametric-length multiplexer

```
// 2-to-1 multiplexer, W-bit data
module mux2 #(parameter W=1)// data width, default 1 bit
    (input [W-1:0] a,b, input sel, output [W-1:0] z);
    assign z = sel ? b : a;
    assign zbar = ~z;
endmodule
// 4-to-1 multiplexer, W-bit data
module mux4 #(parameter W=1) // data width, default 1 bit
    (input [W-1:0] d0,d1,d2,d3, input [1:0] sel, output [W-1:0] z);
    wire [W-1:0] z1,z2;
    mux2 #(.W(W)) m1(.sel(sel[0]), .a(d0), .b(d1), .z(z1));
    mux2 #(.W(W)) m2(.sel(sel[0]), .a(d2), .b(d3), .z(z2));
    mux2 #(.W(W)) m3(.sel(sel[1]), .a(z1), .b(z2), .z(z));
endmodule
// The top-module looks like this:
module topmodule (d0, d1, d2, d3, sel, z);
    parameter WIDTH = 5; // here's where all sub-module bit-widths are specified
    input [WIDTH-1 : 0] d0, d1, d2, d3;
    input [1 : 0] sel;
    output [WIDTH-1 : 0] z;
    mux4 #(.W(WIDTH)) mux4instance (.d0(d0), .d1(d1), .d2(d2), .d3(d3), .sel(sel), .z(z));
endmodule
```


## Parameterized Module Design

## Example 2: A parametric full-adder

```
    Full Adder Module with Parameter
    Written by referencedesigner.com
*/
module fulladder (in1, in2, cin, sum, cout);
    parameter N = 4;
    input wire [N-1:0] in1, in2 ;
    input wire cin;
    output wire [N-1:0] sum;
    output wire cout ;
    wire [N:0] tempsum ;
    assign tempsum = {1'b0, in1} + {1'b0, in2} + cin ;
    assign sum = tempsum[N-1:0] ;
    assign cout= tempsum[N] ;
endmodule
```

```
        Full Adder Module parameter instantiation
    */
    `timescale 1ns / 100ps
    module fulladdertb;
    reg [3:0] input1;
    reg [3:0] input2;
reg carryin;
wire [3:0] out;
wire carryout;
fulladder #(4) uut (
    .in1(input1),
    .in2(input2),
    .cin(carryin),
    .sum(out),
    .cout(carryout)
);
```


## For-Loops in Verilog

- For-loops in their software-like usage are not synthesizable in Verilog.
- Question: Why?
- In synthesizable Verilog codes, for-loops are merely used for writing shorter scripts that generate codes.
- We will learn alternative code generation methods in later sections.

```
module for_loop_synthesis (i_Clock);
    input i_\overline{Clock;}
    integer ii=0;
    reg [3:0] r_Shift_With_For = 4'h1;
    reg [3:0] r_Shift_Regular = 4'h1;
    // Performs a shift left using a for loop
    always @(posedge i_Clock)
        begin
            for(ii=0; ii<3; ii=ii+1)
                r_Shift_With_For[ii+1] <= r_Shift_With_For[ii];
            end
        // Performs a shift left using regular statements
    always @(posedge i_Clock)
        begin
            r_Shift_Regular[1] <= r_Shift_Regular[0];
            r_Shift_Regular[2] <= r_Shift_Regular[1];
            r_Shift_Regular[3] <= r_Shift_Regular[2];
        end
endmodule
module for_loop_synthesis_tb (); // Test-bench
    reg r_Clock = 1'b0;
    // Instantiate the Unit Under Test (UUT)
    for_loop_synthesis UUT (.i_Clock(r_Clock));
    always
        #10 r_Clock = !r_Clock;
endmodule
```


## For-Loops in VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Example_For_Loop is
    port (i_Clock : std_logic);
end Example_For_Loop;
architecture behave of Example_For_Loop is
    signal r_Shift_With_For : std_logic_vector(3 downto 0) := X"1";
    signal r_Shift_Regular : std_logic_vector(3 downto 0) := X"1";
begin
    -- Creates a Left Shift using a For Loop
    p_Shift_With_For : process (i_Clock)
    begin
        if rising_edge(i_Clock) then
            for ii in 0 to 2 loop
                    r_Shift_With_For(ii+1) <= r_Shift_With_For(ii);
            end loop;- -- ii
        end if;
    end process;
    -- Performs a shift left using regular assignments
    p_Shift_Without_For : process (i_Clock)
    begin
        if rising_edge(i_Clock) then
            r_Shift_Regular(1) <= r_Shift_Regular(0);
            r_Shift_Regular(2) <= r_Shift_Regular(1);
            r_Shift_Regular(3) <= r_Shift_Regular(2);
        end if;
    end process;
end behave;
```


## Hardware Description Language (HDL) Standard Coding Techniques

- In the sequel we study standard design entries and coding styles, which guarantee synthesizable codes for low-level implementation using EDA tools.
- Major Reference: Xilinx XST User Guide, UG627 (v 11.3) September 16, 2009. URL: https://www.xilinx.com/support/documentation/sw_manuals/xilinx11/xst.pdf


## Flip-Flop with Positive-Edge Clock



## Verilog

```
// // Flip-Flop with Positive-Edge Clock
//
module v_registers_1 (C, D, Q);
    input C, D;
    output Q;
    reg Q;
    always @(posedge C)
    begin
        Q <= D;
    end
endmodule
```


## VHDL

```
-- Flip-Flop with Positive-Edge Clock
```

```
library ieee;
```

use ieee.std_logic_1164.all;
entity registers_1-is
port(C, D : in std_logic;
Q : out std_logic);
end registers_1;
architecture archi of registers_1 is
begin
process (C)
begin
if $\left(C^{\prime}\right.$ event and $\left.C={ }^{\prime} 1^{\prime}\right)$ then
Q <= D;
end if;
end process;
end archi;

## Flip-Flop with Positive Edge Clock with INITSTATE of the Flop Set

Verilog

```
module test(d, C, q);
    input d;
    input C;
    output q;
    reg qtemp = 'b1 ;
    always @ (posedge C)
    begin
        qtemp = d;
    end
    assign q = qtemp;
    endmodule
```

Drawback: Only provides power-on initialization, does not have run-time resetting property.

## VHDL

```
|ibrary ieee;
```

|ibrary ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
entity registers_1 is
entity registers_1 is
port(C, D : in std_logic;
port(C, D : in std_logic;
Q : out std_logic);
Q : out std_logic);
end registers_1;
end registers_1;
architecture archi of registers_1 is
architecture archi of registers_1 is
signal qtemp : std_logic := '1';
signal qtemp : std_logic := '1';
begin
begin
process (C)
process (C)
begin
begin
if (C'event and C='1') then
if (C'event and C='1') then
qtemp <= D;
qtemp <= D;
end if;
end if;
Q <= Qtemp;
Q <= Qtemp;
end process;
end process;
end archi;

```
end archi;
```


## Flip-Flop with Negative-Edge Clock and Asynchronous Reset

## Verilog

```
module v_registers_2 (C, D, CLR, Q);
    input C, D, CLR;
    output Q;
    reg Q;
    always @ (negedge C or posedge CLR)
    begin
        if (CLR)
            Q <= 1'b0;
        else
            Q <= D;
    end
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity registers_2 is
    port(C, D, CLR : in std_logic;
    Q : out std_logic);
end registers_2;
architecture archi of registers_2 is
    begin
        process (C, CLR)
            begin
            if (CLR = '1')then
                    Q<= '0';
            elsif (C'event and C=' (')
                    Q<= D;
            end if;
        end process;
end archi;
```


## Flip-Flop with Positive-Edge Clock and Synchronous Set

## Verilog

```
module v_registers_3 (C, D, S, Q);
    input C, D, S;
    output Q;
    reg Q;
    always @(posedge C)
    begin
            if (S)
                Q <= 1'b1;
            else
                    Q <= D;
    end
endmodule
```

Note: Verilog and VHDL have if and else in their syntax (as in software languages); but with totally different interpretations: "if-elses are not executed; they are means of hardware description."

## VHDL



```
library ieee;
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
entity registers_3 is
entity registers_3 is
port(C, D, S : in std_logic;
port(C, D, S : in std_logic;
Q : out std_logic);
Q : out std_logic);
end registers_3;
end registers_3;
architecture archi of registers_3 is
architecture archi of registers_3 is
begin
begin
process (C)
process (C)
begin
begin
if (C' event and C=' 1') then
if (C' event and C=' 1') then
if (S='1') then
if (S='1') then
Q<= '1';
Q<= '1';
else
else
Q <= D;
Q <= D;
end if;
end if;
end if;
end if;
end process;
end process;
end archi;

```
end archi;
```


## Flip-Flop with Positive-Edge Clock and Clock Enable



## Verilog

```
module v_registers_4 (C, D, CE, Q);
    input C, D, CE;
    output Q;
    reg Q;
    always @(posedge C)
    begin
        if (CE)
            Q <= D;
    end
    endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity registers_4 is
    port(C, D, CE : in std_logic;
    Q : out std_logic);
end registers_4;
architecture archi of registers_4 is
    begin
        process (C)
            begin
            if (C'event and C='1') then
                    if (CE='1') then
                                    Q<= D;
                end if;
            end if;
        end process;
    end archi;
```


## 4-Bit Register with Positive-Edge Clock, Asynchronous Set, and Clock Enable



## Verilog

```
module v_registers_5 (C, D, CE, PRE, Q);
    input C, CE, PRE;
    input [3:0] D;
    output [3:0] Q;
    reg [3:0] Q;
    always © @(posedge C or posedge PRE)
    begin
        if (PRE)
            Q <= 4'b1111;
        else
            if (CE)
                            Q <= D;
    end
    endmodule
```

Note: Notice the way that Verilog and VHDL define and assign "vectors of registers" in an abbreviated way. That's why circuit schematics don't resemble the HDL code.
Question: How many flip-flops are inferred by this piece of code?

## VHDL

```
```

|ibrary ieee;

```
```

|ibrary ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
entity registers_5 is
entity registers_5 is
port(C, CE, PRE : in std_logic;
port(C, CE, PRE : in std_logic;
D : in std_logic_vector (3 downto ));
D : in std_logic_vector (3 downto ));
D : in std_logic_vector (3 downto 0);
D : in std_logic_vector (3 downto 0);
end registers_5;
end registers_5;
architecture archi of registers_5 is
architecture archi of registers_5 is
begin
begin
process (C, PRE)
process (C, PRE)
begin
begin
if (PRE='1') then
if (PRE='1') then
Q <= "1111";
Q <= "1111";
elsif (C'event and C='1')then
elsif (C'event and C='1')then
if (CE='1') then
if (CE='1') then
Q <= D;
Q <= D;
end if;
end if;
end if;
end if;
end process;
end process;
end archi;

```
```

end archi;

```
```


## Latch with Positive Gate



## Verilog

```
module v_latches_1 (G, D, Q);
    input G, D;
    output Q;
    reg Q;
    always @(G or D)
    begin
        if (G)
            Q = D;
    end
endmodule
```

Note: No flip-flops inferred.

## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity latches_1 is
    port(G, D : in std_logic;
    Q : out std_logic);
end latches_1;
architecture archi of latches_1 is
    begin
        process (G, D)
            begin
            if (G='1') then
                    Q <= D;
            end if;
            end process;
end archi;
```


## Latch with Positive Gate and Asynchronous Reset



## Verilog

```
module v_latches_2 (G, D, CLR, Q);
    input G, D, CLR;
    output Q;
    reg Q;
    always @(G or D or CLR)
    begin
        if (CLR)
            Q = 1'b0;
        else if (G)
            Q = D;
    end
endmodule
```

Important Note: The coding style defines the inferred hardware, not the variable names!

## VHDL

```
library ieee;
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
entity latches_2 is
entity latches_2 is
port(G, D, CLR : in std_logic;
port(G, D, CLR : in std_logic;
Q : out std_logic);
Q : out std_logic);
end latches_2;
end latches_2;
architecture archi of latches_2 is
architecture archi of latches_2 is
begin
begin
process (CLR, D, G)
process (CLR, D, G)
begin
begin
if (CLR='1') then
if (CLR='1') then
Q<= '0';
Q<= '0';
elsif (G='1') then
elsif (G='1') then
Q<= D;
Q<= D;
end if;
end if;
end process;
end process;
end archi;

```
end archi;
```


## 4-Bit Latch with Inverted Gate and Asynchronous Set

## Verilog

```
module v_latches_3 (G, D, PRE, Q);
    input G, PRE;
    input [3:0] D;
    output [3:0] Q;
    reg [3:0] Q;
    always @(G or D or PRE)
    begin
        if (PRE)
        Q = 4'b1111;
        else if (~G)
            Q = D;
    end
endmodule
```


## VHDL

## PRE



```
library ieee;
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
entity latches_3 is
entity latches_3 is
port(D : in std_logic_vector(3 downto 0);
port(D : in std_logic_vector(3 downto 0);
G, PRE : in std_logic;
G, PRE : in std_logic;
Q : out std_logic_vector(3 downto 0));
Q : out std_logic_vector(3 downto 0));
end latches_3;
end latches_3;
architecture archi of latches_3 is
architecture archi of latches_3 is
begin
begin
process (PRE, G, D)
process (PRE, G, D)
begin
begin
if (PRE='1') then
if (PRE='1') then
Q <= "1111";
Q <= "1111";
elsif (G='0') then
elsif (G='0') then
Q <= D;
Q <= D;
end if;
end if;
end process;
end process;
end archi;

```
end archi;
```


## Tristate Description Using Combinatorial Process and Always



## Verilog

```
// Always Form
module v_three_st_1 (T, I, O);
    input T, I;
    output 0;
    reg O;
    always @(T or I)
    begin
        if (~T)
        O=I;
        else
            O = 1'bZ;
    end
endmodule
// Assign Form
module v_three_st_2 (T, I, O);
    input T, I;
    output 0;
    assign O = (~T) ? I: 1'bZ;
endmodule
```

alternative form: explicit definition of a tristate buffer
bufif0 U1 (data_bus, in, data_enable_low);

## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity three_st_1 is
    port(T : in std_logic;
    I : in std logic;
    o : out st\overline{d_logic);}
end three_st_1;
-- Process Form
architecture archi of three_st_1 is
    begin
        process (I, T)
        begin
        if (T='0') then
                0<= I;
            else
                    O<='Z';
            end if;
            end process;
end archi;
    - Concurrent Form
architecture archi of three_st_1 is
begin
    O <= I when (T='0') else 'Z';
end archi;
```


## Common Buffers

- Buffers may also be used as built-in primitives.

| Gate | Description |
| :--- | :--- |
| not | Output inverter |
| buf | Output buffer. |
| bufif0 | Tri-state buffer, Active low enable. |
| bufif1 | Tri-state buffer, Active high enable. |
| notif0 | Tristate inverter, Low enable. |
| notif1 | Tristate inverter, High enable. |



Example:

```
bufif0 (weak1, pull0) #(4,5,3) (data_out, data_in, ctrl);
```


## Unsigned Up-Counter with Asynchronous Reset

## Verilog

```
module v_counters_1 (C, CLR, Q);
```

module v_counters_1 (C, CLR, Q);
input C, CLR;
input C, CLR;
output [3:0] Q;
output [3:0] Q;
reg [3:0] tmp;
reg [3:0] tmp;
always @(posedge C or posedge CLR)
always @(posedge C or posedge CLR)
begin
begin
if (CLR)
if (CLR)
tmp <= 4'b0000;
tmp <= 4'b0000;
else
else
tmp <= tmp + 1'b1;
tmp <= tmp + 1'b1;
end
end
assign Q = tmp;
assign Q = tmp;
endmodule

```
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity counters_1 is
    port(C, CLR : in std_logic;
    Q : out std_logic_vector(3 downto 0));
end counters_1;
architecture archi of counters_1 is
signal tmp: std_logic_vector(3 downto 0);
begin
    process (C, CLR)
        begin
            if (CLR='1') then
                    tmp <= "0000";
            elsif (C'event and C='1') then
                    tmp <= tmp + 1;
            end if;
    end process;
    Q <= tmp;
end archi;
```


## Unsigned Down-Counter with Synchronous Set

## Verilog

```
```

module v_counters_2 (C, S, Q);

```
```

module v_counters_2 (C, S, Q);
input C, S;
input C, S;
output [3:0] Q;
output [3:0] Q;
reg [3:0] tmp;
reg [3:0] tmp;
always @(posedge C)
always @(posedge C)
begin
begin
if (S)
if (S)
tmp <= 4'b1111;
tmp <= 4'b1111;
else
else
tmp <= tmp - 1'b1;
tmp <= tmp - 1'b1;
end
end
assign Q = tmp;
assign Q = tmp;
endmodule

```
```

endmodule

```
```


## VHDL

```
library ieee;
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_unsigned.all;
entity counters_2 is
entity counters_2 is
port(C, S : in std_logic;
port(C, S : in std_logic;
Q : out std_logic_vector(3 downto 0));
Q : out std_logic_vector(3 downto 0));
end counters_2;
end counters_2;
architecture archi of counters_2 is
architecture archi of counters_2 is
signal tmp: std_logic_vector(3 downto 0);
signal tmp: std_logic_vector(3 downto 0);
begin
begin
process (C)
process (C)
begin
begin
if (C'event and C='1') then
if (C'event and C='1') then
if (S='1') then
if (S='1') then
tmp <= "1111";
tmp <= "1111";
else
else
tmp <= tmp - 1;
tmp <= tmp - 1;
end if;
end if;
end if;
end if;
end process;
end process;
Q <= tmp;
Q <= tmp;
end archi;

```
end archi;
```


## Unsigned Up-Counter with Asynchronous Load from Primary Input

## Verilog

```
module v_counters_3 (C, ALOAD, D, Q);
    input C, ALOAD;
    input [3:0] D;
    output [3:0] Q;
    reg [3:0] tmp;
    always @ (posedge C or posedge ALOAD)
    begin
        if (ALOAD)
            tmp <= D;
        else
            tmp <= tmp + 1'b1;
    end
    assign Q = tmp;
endmodule
```

```
```

library ieee;

```
```

library ieee;
end counters_3;
end counters_3;
architecture archi of counters_3 is
architecture archi of counters_3 is
signal tmp: std_logic_vector(3 downto 0);
signal tmp: std_logic_vector(3 downto 0);
begin
begin
process (C, ALOAD, D)
process (C, ALOAD, D)
begin
begin
if (ALOAD='1') then
if (ALOAD='1') then
tmp <= D;
tmp <= D;
elsif (C'event and C='1') then
elsif (C'event and C='1') then
tmp <= tmp + 1;
tmp <= tmp + 1;
end if;
end if;
end process;
end process;
Q <= tmp;
Q <= tmp;
end archi;

```
```

end archi;

```
```

```
use ieee.std_logic_1164.all;
```

use ieee.std_logic_1164.all;

```
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_unsigned.all;
entity counters_3 is
entity counters_3 is
entity counters_3 is
    port(C, ALOA}\overline{A}D: in std_logic
    port(C, ALOA}\overline{A}D: in std_logic
    port(C, ALOA}\overline{A}D: in std_logic
        D : in std_logic_vector(3 downto 0);
        D : in std_logic_vector(3 downto 0);
        D : in std_logic_vector(3 downto 0);
        Q : out std_logic_vector(3 downto 0));
```

        Q : out std_logic_vector(3 downto 0));
    ```
        Q : out std_logic_vector(3 downto 0));
```


## VHDL <br> VHDL

## Unsigned Up-Counter with Synchronous Load with Constant

## Verilog

```
module v_counters_4 (C, SLOAD, Q);
```

module v_counters_4 (C, SLOAD, Q);
input C, SLOAD;
input C, SLOAD;
output [3:0] Q;
output [3:0] Q;
reg [3:0] tmp;
reg [3:0] tmp;
always @ (posedge C)
always @ (posedge C)
begin
begin
if (SLOAD)
if (SLOAD)
tmp <= 4'b1010;
tmp <= 4'b1010;
else
else
tmp <= tmp + 1'b1;
tmp <= tmp + 1'b1;
end
end
assign Q = tmp;
assign Q = tmp;
endmodule

```
endmodule
```

```
```

library ieee;

```
```

library ieee;
use ieee.std logic 1164.all;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_unsigned.all;
entity counters_4 is
entity counters_4 is
port(C, SLO\overline{AD : in std_logic;}
port(C, SLO\overline{AD : in std_logic;}
Q : out std_logic_vector(3 downto 0));
Q : out std_logic_vector(3 downto 0));
end counters 4;
end counters 4;
architecture archi of counters_4 is
architecture archi of counters_4 is
signal tmp: std_logic_vector(3 downto 0);
signal tmp: std_logic_vector(3 downto 0);
begin
begin
process (C)
process (C)
begin
begin
if (C'event and C='1') then
if (C'event and C='1') then
if (SLOAD='1') then
if (SLOAD='1') then
tmp <= "1010";
tmp <= "1010";
else
else
tmp <= tmp + 1;
tmp <= tmp + 1;
end if;
end if;
end if;
end if;
end process;
end process;
Q <= tmp;
Q <= tmp;
end archi;

```
```

end archi;

```
```


## VHDL

## Unsigned Up-Counter with Asynchronous Reset



Verilog

```
module v_counters_5 (C, CLR, CE, Q);
    input C, CLR, CE;
    output [3:0] Q;
    reg [3:0] tmp;
    always @(posedge C or posedge CLR)
    begin
        if (CLR)
        tmp <= 4'b0000;
        else if (CE)
            tmp <= tmp + 1'b1;
    end
    assign Q = tmp;
    endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity counters_5 is
    port(C, CLR, CE : in std_logic;
    Q : out std_logic_vector(3 downto 0));
end counters_5;
architecture archi of counters_5 is
signal tmp: std_logic_vector(3 downto 0);
begin
    process (C, CLR)
        begin
        if (CLR='1') then
                tmp <= "0000";
            elsif (C'event and C='1') then
                if (CE='1') then
                    tmp <= tmp + 1;
            end if;
            end if;
    end process;
    Q <= tmp;
end archi;
```


## Unsigned Up/Down-Counter with Asynchronous Reset



## Verilog

```
module v_counters_6 (C, CLR, UP_DOWN, Q);
    input C, CLR, UP_DOWN;
    output [3:0] Q;
    reg [3:0] tmp;
    always @(posedge C or posedge CLR)
    begin
        if (CLR)
            tmp <= 4'b0000;
        else if (UP_DOWN)
            tmp <= tmp + 1'b1;
        else
            tmp <= tmp - 1'b1;
    end
    assign Q = tmp;
endmodule
```

Sample applications:

- FIFO valid data counter
- Chirp signal generator


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity counters_6 is
    port(C, CLR, UP_DOWN : in std_logic;
    Q : out std_logic_vector(3 downto 0));
end counters_6;
architecture archi of counters_6 is
signal tmp: std_logic_vector(3 downto 0);
begin
    process (C, CLR)
        begin
        if (CLR='1') then
                tmp <= "0000";
        elsif (C'event and C='1') then
            if (UP_DOWN='1') then
                    tmp <= tmp + 1;
                else
                    tmp <= tmp - 1;
                end if;
        end if;
    end process;
    Q <= tmp;
end archi;
```


## Signed Up-Counter with Asynchronous Reset

## Verilog

```
module v_counters_7 (C, CLR, Q);
    input C, CLR;
    output signed [3:0] Q;
    reg signed [3:0] tmp;
    always @ (posedge C or posedge CLR)
    begin
        if (CLR)
        tmp <= 4'b0000;
        else
            tmp <= tmp + 1'b1;
    end
    assign Q = tmp;
endmodule
```


## VHDL

```
library ieee;
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
use ieee.std_logic_signed.all;
entity counters_7 is
entity counters_7 is
port(C, CLR : in std_logic;
port(C, CLR : in std_logic;
Q : out std_logic_vector(3 downto 0));
Q : out std_logic_vector(3 downto 0));
end counters_7;
end counters_7;
architecture archi of counters_7 is
architecture archi of counters_7 is
signal tmp: std_logic_vector(3 downto 0);
signal tmp: std_logic_vector(3 downto 0);
begin
begin
process (C, CLR)
process (C, CLR)
begin
begin
if (CLR='1') then
if (CLR='1') then
tmp <= "0000";
tmp <= "0000";
elsif (C'event and C='1') then
elsif (C'event and C='1') then
tmp <= tmp + 1;
tmp <= tmp + 1;
end if;
end if;
end process;
end process;
Q <= tmp;
Q <= tmp;
end archi;

```
end archi;
```


## Signed Up-Counter with Asynchronous Reset and Modulo Maximum

## Verilog

```
module v counters 8 (C, CLR, Q);
    parameter
    MAX_SQRT = 4,
    MAX = (MAX_SQRT*MAX_SQRT);
    input C, CLR;
    output [MAX_SQRT-1:0] Q;
    reg [MAX_SQRT-1:0] cnt;
    always @ (posedge C or posedge CLR)
    begin
        if (CLR)
            cnt <= 0;
        else
            cnt <= (cnt + 1) %MAX;
    end
    assign Q = cnt;
endmodule
```

Note: Not very practical, since MAX should be a power of two

## VHDL

```
library ieee;
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_arith.all;
entity counters 8 is
entity counters 8 is
generic (MAX : integer := 16);
generic (MAX : integer := 16);
port(C, CLR : in std_logic;
port(C, CLR : in std_logic;
Q : out integer range 0 to MAX-1);
Q : out integer range 0 to MAX-1);
end counters_8;
end counters_8;
architecture archi of counters_8 is
architecture archi of counters_8 is
signal cnt : integer range 0 to MAX-1;
signal cnt : integer range 0 to MAX-1;
begin
begin
process (C, CLR)
process (C, CLR)
begin
begin
if (CLR='1') then
if (CLR='1') then
cnt <= 0;
cnt <= 0;
elsif (rising_edge(C)) then
elsif (rising_edge(C)) then
cnt <= (cnt + 1) mod MAX ;
cnt <= (cnt + 1) mod MAX ;
end if;
end if;
end process;
end process;
Q <= cnt;
Q <= cnt;
end archi;

```
end archi;
```


## Unsigned Up Accumulator with Asynchronous Reset

## Verilog

```
module v_accumulators_1 (C, CLR, D, Q);
    input C, CLR;
    input [3:0] D;
    output [3:0] Q;
    reg [3:0] tmp;
    always @(posedge C or posedge CLR)
    begin
        if (CLR)
            tmp = 4'b0000;
        else
            tmp = tmp + D;
    end
    assign Q = tmp;
endmodule
```


## VHDL

```
library ieee;
```

use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity accumulators_1 is
port(C, CLR : in std_logic;
D : in std_logic_vector(3 downto 0);
Q : out std_logic_vector (3 downto 0));
end accumulators_1;
architecture archi of accumulators_1 is
signal tmp: std_logic_vector(3 downto 0);
begin
process (C, CLR)
begin
if (CLR='1') then
tmp <= "0000";
elsif (C'event and $C={ }^{\prime} 1^{\prime}$ ) then
tmp <= tmp + D;
end if;
end process;
Q <= tmp;
end archi;

## Shift-Left Register with Positive-Edge Clock, Serial In and Serial Out



## Verilog

```
module v_shift_registers_1 (C, SI, SO);
    input C,SI;
    output SO;
    reg [7:0] tmp;
    always @(posedge C)
    begin
        tmp = {tmp[6:0], SI};
    end
    assign SO = tmp[7];
    endmodule
```

Note: If the shift register has a synchronous parallel load, or multiple set or reset signals, no SRL16 is implemented.
Guideline: For better area efficiency using built-in SRL, avoid using sets/resets, whenever not needed.

## VHDL

```
library ieee;
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
entity shift_registers_1 is
entity shift_registers_1 is
port(C, \overline{SI : in st\overline{d_logic;}}\mathbf{~}=
port(C, \overline{SI : in st\overline{d_logic;}}\mathbf{~}=
so : out std_logic);
so : out std_logic);
end shift_registers_1;
end shift_registers_1;
architecture archi of shift_registers_1 is
architecture archi of shift_registers_1 is
signal tmp: std_logic_vector(7 downto 0);
signal tmp: std_logic_vector(7 downto 0);
begin
begin
process (C)
process (C)
begin
begin
if (C'event and C='1') then
if (C'event and C='1') then
for i in 0 to 6 loop
for i in 0 to 6 loop
tmp(i+1) <= tmp(i);
tmp(i+1) <= tmp(i);
end loop;
end loop;
tmp(0) <= SI;
tmp(0) <= SI;
end if;
end if;
end process;
end process;
SO <= tmp(7);
SO <= tmp(7);
end archi;
end archi;
<= tmp(7);

```
    <= tmp(7);
```


## Shift-Left Register with Negative-Edge Clock, Clock Enable, Serial In and Serial Out



## Verilog

```
```

module v_shift_registers_2 (C, CE, SI, SO);

```
```

module v_shift_registers_2 (C, CE, SI, SO);
input C,SI, CE;
input C,SI, CE;
output SO;
output SO;
reg [7:0] tmp;
reg [7:0] tmp;
always @(negedge C)
always @(negedge C)
begin
begin
if (CE)
if (CE)
begin
begin
tmp = {tmp[6:0], SI};
tmp = {tmp[6:0], SI};
end
end
end
end
assign SO = tmp[7];
assign SO = tmp[7];
endmodule

```
```

endmodule

```
```

```
library ieee;
use ieee.std_logic_1164.all;
entity shift_registers_2 is
    port(C, SI, CE : in std_logic;
        SO : out st\overline{d_logic);}
end shift_registers_2;
architecture archi of shift_registers_2 is
signal tmp: std_logic_vector(7 downto 0);
begin
    process (C)
        begin
        if (C'event and C='0') then
            if (CE='1') then
                    for i in 0 to 6 loop
                        tmp(i+1) <= tmp(i);
            end loop;
                                    tmp(0) <= SI;
            end if;
        end if;
    end process;
    SO <= tmp(7);
end archi;
```


## Shift-Left Register With Positive-Edge Clock, Asynchronous Reset, Serial In and Serial Out



## Verilog

```
module v_shift_registers_3 (C, CLR, SI, SO);
```

module v_shift_registers_3 (C, CLR, SI, SO);
input C,SI,CLR;
input C,SI,CLR;
output SO;
output SO;
reg [7:0] tmp;
reg [7:0] tmp;
always @(posedge C or posedge CLR)
always @(posedge C or posedge CLR)
begin
begin
if (CLR)
if (CLR)
tmp <= 8'b00000000;
tmp <= 8'b00000000;
else
else
tmp <= {tmp[6:0], SI};
tmp <= {tmp[6:0], SI};
end
end
assign SO = tmp[7];
assign SO = tmp[7];
endmodule

```
endmodule
```

```
```

library ieee;

```
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
port(C, SI, CLR : in std_logic;
port(C, SI, CLR : in std_logic;
architecture archi of shift_registers_3 is
architecture archi of shift_registers_3 is
signal tmp: std_logic_vector=(7 downto- 0);
signal tmp: std_logic_vector=(7 downto- 0);
begin
begin
process (C, CLR)
process (C, CLR)
begin
begin
if (CLR='1') then
if (CLR='1') then
tmp <= (others => '0');
tmp <= (others => '0');
elsif (C' event and C='1') then
elsif (C' event and C='1') then
elsif (C' event and C='1') then
elsif (C' event and C='1') then
end if;
end if;
end process;
end process;
SO <= tmp(7);
SO <= tmp(7);
end archi;

```
```

end archi;

```
```


## library ieee;

```
entity shift_registers_3 is
```

```
entity shift_registers_3 is
```

```
entity shift_registers_3 is
```

```
            SO : out std_logic);
```

            SO : out std_logic);
    ```
            SO : out std_logic);
end shift_registers_3;
```

end shift_registers_3;

```
end shift_registers_3;
```

```
    archi;
```

```
    archi;
```


## VHDL

## Shift-Left Register with Positive-Edge Clock, Synchronous Set, Serial In and Serial Out



## Verilog

```
module v_shift_registers_4 (C, S, SI, SO);
```

module v_shift_registers_4 (C, S, SI, SO);
input C,SI,S;
input C,SI,S;
output SO;
output SO;
reg [7:0] tmp;
reg [7:0] tmp;
always @ (posedge C)
always @ (posedge C)
begin
begin
if (S)
if (S)
tmp <= 8'b11111111;
tmp <= 8'b11111111;
else
else
tmp <= {tmp[6:0], SI};
tmp <= {tmp[6:0], SI};
end
end
assign SO = tmp[7];
assign SO = tmp[7];
endmodule

```
    endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity shift_registers_4 is
    port(C, SI, S : in std_logic;
            SO : out st\overline{d logic);}
end shift_registers_4;
architecture archi of shift_registers_4 is
signal tmp: std_logic_vector(7 downto 0);
begin
    process (C, S)
        begin
            if (C'event and C='1') then
                if (S='1') then
                    tmp <= (others => '1');
                else
                    tmp <= tmp(6 downto 0) & SI;
                end if;
            end if;
        end process;
        SO <= tmp(7);
end archi;
```


## Shift-Left Register with Positive-Edge Clock, Serial In and Parallel Out

## Verilog

```
module v_shift_registers_5 (C, SI, PO);
    input C,SI;
    output [7:0] PO;
    reg [7:0] tmp;
    always @(posedge C)
            tmp <= {tmp[6:0], SI};
    assign PO = tmp;
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity shift_registers_5 is
    port(C, SI : in st\overline{d_logic;}
    PO : out std_logic_vector(7 downto 0));
end shift_registers_5;
architecture archi of shift_registers_5 is
signal tmp: std_logic_vector(7 downto 0);
begin
    process (C)
        begin
        if (C'event and C='1') then
                tmp <= tmp(6 downto 0)& SI;
            end if;
    end process;
    PO <= tmp;
end archi;
```


## Shift-Left Register With Positive-Edge Clock, Asynchronous Parallel Load, Serial In and Serial Out

## Verilog

```
module v_shift_registers_6 (C, ALOAD, SI, D, SO);
```

module v_shift_registers_6 (C, ALOAD, SI, D, SO);
input C,SI,ALOAD;
input C,SI,ALOAD;
input [7:0] D;
input [7:0] D;
output SO;
output SO;
reg [7:0] tmp;
reg [7:0] tmp;
always @(posedge C or posedge ALOAD)
always @(posedge C or posedge ALOAD)
begin
begin
if (ALOAD)
if (ALOAD)
tmp <= D;
tmp <= D;
else
else
tmp <= {tmp[6:0], SI};
tmp <= {tmp[6:0], SI};
end
end
assign SO = tmp[7];
assign SO = tmp[7];
endmodule

```
endmodule
```

```
```

library ieee;

```
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
entity shift_registers_6 is
entity shift_registers_6 is
port(C, SI, ALOAD : in std_logic;
port(C, SI, ALOAD : in std_logic;
D : in std_logic_vector(7 downto 0);
D : in std_logic_vector(7 downto 0);
SO : out std_logic);
SO : out std_logic);
end shift_registers_\overline{6}
end shift_registers_\overline{6}
architecture archi of shift_registers_6 is
architecture archi of shift_registers_6 is
signal tmp: std_logic_vector(7 downto 0);
signal tmp: std_logic_vector(7 downto 0);
begin
begin
process (C, ALOAD, D)
process (C, ALOAD, D)
begin
begin
if (ALOAD='1') then
if (ALOAD='1') then
tmp <= D;
tmp <= D;
elsif (C'event and C='1') then
elsif (C'event and C='1') then
tmp <= tmp(6 downto 0) \& SI;
tmp <= tmp(6 downto 0) \& SI;
end if;
end if;
end process;
end process;
SO <= tmp(7);
SO <= tmp(7);
end archi;

```
end archi;
```

```
end shift_registers_6;
```

```
end shift_registers_6;
```


## VHDL

# Shift-Left Register With Positive-Edge Clock, Synchronous Parallel Load, Serial In and Serial Out 

## Verilog

```
module v_shift_registers_7 (C, SLOAD, SI, D, SO);
    input C,SI,SLOAD;
    input [7:0] D;
    output SO;
    reg [7:0] tmp;
    always @ (posedge C)
    begin
        if (SLOAD)
            tmp <= D
            else
            tmp <= {tmp[6:0], SI};
    end
    assign SO = tmp[7];
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity shift_registers_7 is
    port(C, SI, SLOAD : in std_logic;
            D : in std_logic_vector(7 downto 0);
            SO : out std_logic);
end shift_registers_\overline{7};
architecture archi of shift_registers_7 is
signal tmp: std_logic_vector(7 downto 0);
begin
    process (C)
        begin
        if (C'event and C='1') then
            if (SLOAD='1') then
            tmp <= D;
            else
                    tmp <= tmp(6 downto 0) & SI;
                end if;
        end if;
    end process;
    SO <= tmp(7);
end archi;
```


## Shift-Left/Shitt-Right Register With PositiveEdge Clock, Serial In and Parallel Out



## Verilog

```
```

module v_shift_registers_8 (C, SI, LEFT_RIGHT, PO);

```
```

module v_shift_registers_8 (C, SI, LEFT_RIGHT, PO);
input C,SI,LEFT_RIGHT;
input C,SI,LEFT_RIGHT;
output [7:0] PO;
output [7:0] PO;
reg [7:0] tmp;
reg [7:0] tmp;
always @(posedge C)
always @(posedge C)
begin
begin
if (LEFT_RIGHT==1'b0)
if (LEFT_RIGHT==1'b0)
tmp <= {tmp[6:0], SI};
tmp <= {tmp[6:0], SI};
else
else
tmp <= {SI, tmp[7:1]};
tmp <= {SI, tmp[7:1]};
end
end
assign PO = tmp;
assign PO = tmp;
endmodule

```
```

endmodule

```
```

```
```

library ieee;

```
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
entity shift_registers_8 is
entity shift_registers_8 is
port(C, SI, LEFT_RIGHT : in std_logic;
port(C, SI, LEFT_RIGHT : in std_logic;
PO : out std_logic_vector(7 downto 0));
PO : out std_logic_vector(7 downto 0));
end shift_registers_8;
end shift_registers_8;
architecture archi of shift_registers_8 is
architecture archi of shift_registers_8 is
signal tmp: std_logic_vector(7 downto 0);
signal tmp: std_logic_vector(7 downto 0);
begin
begin
process (C)
process (C)
begin
begin
if (C'event and C='1') then
if (C'event and C='1') then
if (LEFT_RIGHT='0') then
if (LEFT_RIGHT='0') then
tmp <= tmp(6 downto 0) \& SI;
tmp <= tmp(6 downto 0) \& SI;
else
else
tmp <= SI \& tmp(7 downto 1);
tmp <= SI \& tmp(7 downto 1);
end if;
end if;
end if;
end if;
end process;
end process;
PO <= tmp;
PO <= tmp;
end archi;

```
```

end archi;

```
```


## VHDL

## Dynamic Shift Register With Positive-Edge Clock, Serial In and Serial Out



## Verilog

module v_dynamic_shift_registers_1 (Q,CE,CLK,D,A); input CLK, D, CE;
input [3:0] A;
output Q;
reg [15:0] data;
assign $Q=$ data[A];
always @(posedge CLK)
begin
if ( $\mathrm{CE}==1$ 'b1)
data $<=$ \{data[14:0], D\};
end
endmodule

Further reading on Shift-Register applications: https://www.xilinx.com/support/documentation/white_papers/wp271.pdf

## VHDL

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity dynamic_shift_registers_1 is
    port(CLK : in std_logic;
    DATA : in std_logic;
        CE : in std_logic;
        A : in std_logic_vector(3 downto 0);
        Q : out st\overline{d_logic});
end dynamic_shift_registers_1;
architecture rtl of dynamic_shift_registers_1 is
    constant DEPTH_WIDTH : intege\overline{r := 16;}
    type SRL_ARRAY is array (0 to DEPTH_WIDTH-1) of std_logic;
    -- The type SRL_ARRAY can be array
        -- (0 to DEPTH_WIDTH-1) of
        -- std_logic_vector(BUS_WIDTH downto 0)
        -- or arrray (DEPTH_WIDT\overline{H}-1 downto 0) of
        -- std_logic_vector(BUS_WIDTH downto 0)
    -- (the su\overline{b}type is forward (see below))
signal SRL_SIG : SRL_ARRAY;
begin
    PROC_SRL16 : process (CLK)
        begin
        if (CLK' event and CLK ='1') then
            if (CE = '1') then
                    SRL_SIG <= DATA & SRL_SIG(0 to DEPTH_WIDTH-2);
                end if;
            end if;
    end process;
    Q<= SRL_SIG(conv_integer(A));
end rtl;
```


## Shift Registers vs. Flip-Flops

## module SRvsFF(

input clock, input reset, input ce, input in, output reg outSR, output reg outFF );
reg $\mathrm{FF}[0: 1]$;
always @(posedge clock)begin if (reset) begin
outFF <= 0; FF[0] <= 0; FF[1] <= 0;
end
else if(ce)begin outFF <= FF[1]; FF[1] <= FF[0]; $\mathrm{FF}[0]<=$ in;
end
end
reg $\operatorname{SR}[0: 1]$;
always @(posedge clock)begin outSR <= SR[1]; $\operatorname{SR[1]}<=\operatorname{SR}[0]$; $\operatorname{SR[0]}<=$ in;

Technology Schematic on Xilinx Spartan 3


## Shift Register Applications

Shift Registers have various applications including:

- Pipeline Compensation
- Pseudo Random Number (Noise) Generation
- Serial Frame Synchronization (in telecommunications)
- Running Average using an Adder Tree
- Running Average Using an Accumulator
- Pulse Generation and Clock Division
- Multi-stage Dividers
- Forcing the Hot State
- Pattern Generation
- FIR Filter
- FIFO
- A Complete RS-232 Receiver


## Multiplexers in Verilog

- If-Then-Else or Case can be used for multiplexers (MUXs) description.
- If one describes a MUX using a Case statement, and does not specify all values of the selector, the result may be latches instead of a multiplexer. When writing MUXs, one can use don't care to describe selector values.
- XST decides whether to infer the MUXs during the Macro Inference step. If the MUX has several inputs that are the same, XST can decide not to infer it. One can use the MUX_EXTRACT constraint to force XST to infer the MUX.
- Verilog Case statements can be: full or not full; parallel or not parallel
- A Verilog Case statement is:
- Full: if all possible branches are specified
- Parallel: if it does not contain branches that can be executed simultaneously


## Multiplexers in Verilog

Multiplexers Full and Parallel

```
module full (sel, i1, i2, i3, i4, o1);
    input [1:0] sel;
    input [1:0] i1, i2, i3, i4;
    output [1:0] o1;
    reg [1:0] ol;
    always @(sel or i1 or i2 or i3 or i4)
    begin
            case (sel)
                2'b00: o1 = i1;
                2'b01: o1 = i2;
                2'b10: ol = i3;
                2'b11: o1 = i4;
            endcase
    end
endmodule
```

Multiplexers Not Full But Parallel

```
```

module notfull (sel, i1, i2, i3, o1);

```
```

module notfull (sel, i1, i2, i3, o1);
input [1:0] sel;
input [1:0] sel;
input [1:0] i1, i2, i3;
input [1:0] i1, i2, i3;
output [1:0] o1;
output [1:0] o1;
reg [1:0] o1;
reg [1:0] o1;
always @(sel or i1 or i2 or i3)
always @(sel or i1 or i2 or i3)
begin
begin
case (sel)
case (sel)
2'b00: o1 = i1;
2'b00: o1 = i1;
2'b01: o1 = i2;
2'b01: o1 = i2;
2'b10: o1 = i3;
2'b10: o1 = i3;
endcase
endcase
end
end
endmodule

```
```

endmodule

```
```


## Multiplexers in Verilog

Multiplexers Neither Full Nor Parallel

```
module notfull_notparallel (sel1, sel2, i1, i2, o1);
```

    input [1:0] sel1, sel2;
    input [1:0] i1, i2;
    output [1:0] o1;
    reg [1:0] o1;
    always @(sel1 or sel2)
    begin
        case (2'b00)
            sel1: o1 = i1;
            sel2: o1 = i2;
        endcase
    end
    endmodule

Note: XST automatically determines the characteristics of the Case statements and generates logic using multiplexers, priority encoders, or latches that best implement the exact behavior of the Case statement.

## MUX using IF Statements



## Verilog

```
module v_multiplexers_1 (a, b, c, d, s, o);
    input a,b,c,d;
    input [1:0] s;
    output o;
    reg o;
    always @(a or b or c or d or s)
    begin
        if (s == 2'b00) o = a;
        else if (s == 2'b01) o = b;
        else if (s == 2'b10) o = c;
        else o = d;
    end
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity multiplexers_1 is
    port (a, b, c, d : in std_logic;
        s : in std_logic_vector (1 downto 0);
    o : out std_logic);
end multiplexers_1;
architecture archi of multiplexers_1 is
begin
    process (a, b, c, d, s)
        begin
        if (s = "00") then 0 <= a;
        elsif (s = "01") then o <= b;
        elsif (s = "10") then o <= c;
        else 0 <= d;
        end if;
    end process;
end archi;
```


## MUX using Case Statements

## Verilog

```
module v_multiplexers_2 (a, b, c, d, s, o);
    input a,b,c,d;
    input [1:0] s;
    output o;
    reg o;
    always @(a or b or c or d or s)
    begin
            case (s)
                2'b00 : o = a;
                2'b01 : o = b;
                2'b10 : o = c;
                default : o = d;
            endcase
    end
endmodule
```


## VHDL



```
library ieee;
use ieee.std_logic_1164.all;
entity multiplexers_2 is
    port (a, b, c, d : in std_logic;
        s : in std_logic_vectōr (1 downto 0);
    o : out std_logic);
end multiplexers_2;
architecture archi of multiplexers_2 is
begin
    process (a, b, c, d, s)
        begin
        case s is
            when "00" => 0 <= a;
            when "01" => 0 <= b;
            when "10" => 0 <= c;
            when others => 0 <= d;
        end case;
        end process;
end archi;
```


## MUX using Tristate Buffers



## Verilog

```
module v_multiplexers_3 (a, b, c, d, s, o);
    input a,b,c,d;
    input [3:0] s;
    output o;
    assign o = s[3] ? a :1'bz;
    assign o = s[2] ? b :1'bz;
    assign O = s[1] ? c :1'bz;
    assign o = s[0] ? d :1'bz;
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity multiplexers_3 is
    port (a, b, c, d : in std_logic;
            s : in std_logic_vector (3 downto 0);
    o : out std_log}ic)
end multiplexers_3;
architecture archi of multiplexers_3 is
begin
    o <= a when (s(0)='0') else 'Z';
    o <= b when (s(1)='0') else 'Z';
    0 <= c when (s(2)='0') else 'Z';
    0 <= d when (S(3)='0') else 'Z';
end archi;
```


## Missing Else Statement Leading to a Latch Inference

## Verilog

```
module v_multiplexers_4 (a, b, c, s, o);
    input a,b,c;
    input [1:0] s;
    output o;
    reg o;
    always @(a or b or c or s)
    begin
        if (s == 2'b00) o = a;
        else if (s == 2'b01) o = b;
        else if (s == 2'b10) o = c;
    end
endmodule
```

Caution! Unless you actually intended to describe such a latch, add the missing else statement. Leaving out an else statement may also result in errors during simulation.

## VHDL

```
library ieee;
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
entity multiplexers_4 is
entity multiplexers_4 is
port (a, b, c: in std_logic;
port (a, b, c: in std_logic;
s : in std_logic_vector (1 downto 0);
s : in std_logic_vector (1 downto 0);
o : out std_logic);
o : out std_logic);
end multiplexers_4;
end multiplexers_4;
architecture archi of multiplexers_4 is
architecture archi of multiplexers_4 is
begin
begin
process (a, b, c, s)
process (a, b, c, s)
begin
begin
if (s = "00") then 0 <= a;
if (s = "00") then 0 <= a;
elsif (s = "01") then 0 <= b;
elsif (s = "01") then 0 <= b;
elsif (s = "10") then 0 <= c;
elsif (s = "10") then 0 <= c;
end if;
end if;
end process;
end process;
end archi;

```
end archi;
```


## One-Hot Decoders

## Verilog

```
module v_decoders_1 (sel, res);
    input [2:0] sel;
    output [7:0] res;
    reg [7:0] res;
    always @(sel or res)
    begin
        case (sel)
            3'b000 : res = 8'b00000001;
            3'b001 : res = 8'b00000010;
            3'b010 : res = 8'b00000100;
            3'b011 : res = 8'b00001000;
            3'b100 : res = 8'b00010000;
            3'b101 : res = 8'b00100000;
            3'b110 : res = 8'b01000000;
            default : res = 8'b10000000;
            endcase
        end
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity decoders_1 is
    port (sel: in std_logic_vector (2 downto 0);
    res: out std_logic_vector (7 downto 0));
end decoders_1;
architecture archi of decoders_1 is
begin
    res <= "00000001" when sel = "000" else
    "00000010" when sel = "001" else
    "00000100" when sel = "010" else
    "00001000" when sel = "011" else
    "00010000" when sel = "100" else
    "00100000" when sel = "101" else
    "01000000" when sel = "110" else
    "10000000";
end archi;
```


## One-Cold Decoders

## Verilog

```
module v decoders_2 (sel, res);
    input [2:0] sel;
    output [7:0] res;
    reg [7:0] res;
    always @(sel)
    begin
        case (sel)
            3'b000 : res = 8'b11111110;
            3'b001 : res = 8'b11111101;
            3'b010 : res = 8'b11111011;
            3'b011 : res = 8'b11110111;
            3'b100 : res = 8'b11101111;
            3'b101 : res = 8'b11011111;
            3'b110 : res = 8'b10111111;
            default : res = 8'b01111111;
            endcase
    end
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity decoders 2 is
    port (sel: in std_logic_vector (2 downto 0);
    res: out std_logic_vector (7 downto 0));
end decoders_2;
architecture archi of decoders_2 is
begin
    res <= "11111110" when sel = "000" else
    "11111101" when sel = "001" else
    "11111011" when sel = "010" else
    "11110111" when sel = "011" else
    "11101111" when sel = "100" else
    "11011111" when sel = "101" else
    "10111111" when sel = "110" else
    "01111111";
end archi;
```


## No Decoder Inference (Unused Decoder Output)

## Verilog

```
module v_decoders_3 (sel, res);
    input [2:0] sel;
    output [7:0] res;
    reg [7:0] res;
    always @(sel)
    begin
        case (sel)
            3'b000 : res = 8'b00000001;
            // unused decoder output
            3'b001 : res = 8'bxxxxxxxx;
            3'b010 : res = 8'b00000100;
            3'b011 : res = 8'b00001000;
            3'b100 : res = 8'b00010000;
            3'b101 : res = 8'b00100000;
            3'b110 : res = 8'b01000000;
            default : res = 8'b10000000;
            endcase
    end
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity decoders_3 is
    port (sel: in std_logic_vector (2 downto 0);
    res: out std_logic_vector (7 downto 0));
end decoders_3;
architecture archi of decoders_3 is
begin
    res <= "00000001" when sel = "000" else
    -- unused decoder output
    "XXXXXXXX" when sel = "001" else
    "00000100" when sel = "010" else
    "00001000" when sel = "011" else
    "00010000" when sel = "100" else
    "00100000" when sel = "101" else
    "01000000" when sel = "110" else
    "10000000";
end archi;
```


## No Decoder Inference (Some Selector Values Unused)

## Verilog

```
module v_decoders_4 (sel, res);
    input [2:0] sel;
    output [7:0] res;
    reg [7:0] res;
    always @(sel or res)
    begin
        case (sel)
        3'b000 : res = 8'b00000001;
        3'b001 : res = 8'b00000010;
        3'b010 : res = 8'b00000100;
        3'b011 : res = 8'b00001000;
        3'b100 : res = 8'b00010000;
        3'b101 : res = 8'b00100000;
        // 110 and 111 selector values are unused
        default : res = 8'bxxxxxxxx;
        endcase
    end
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity decoders_4 is
    port (sel: in std_logic_vector (2 downto 0);
    res: out std_logic_vector (7 downto 0));
end decoders_4;
architecture archi of decoders_4 is
begin
    res <= "00000001" when sel = "000" else
    "00000010" when sel = "001" else
    "00000100" when sel = "010" else
    "00001000" when sel = "011" else
    "00010000" when sel = "100" else
    "00100000" when sel = "101" else
    -- 110 and 111 selector values are unused
    "XXXXXXXX";
end archi;
```


## Priority Encoders

## Verilog

```
(* priority_extract="force" *)
module v_priority_encoder_1 (sel, code);
    input [7:0] sèl;
    output [2:0] code;
    reg [2:0] code;
    always @(sel)
    begin
        if (sel[0]) code = 3'b000;
        else if (sel[1]) code = 3'b001;
        else if (sel[2]) code = 3'b010;
        else if (sel[3]) code = 3'b011;
        else if (sel[4]) code = 3'b100;
        else if (sel[5]) code = 3'b101;
        else if (sel[6]) code = 3'b110;
        else if (sel[7]) code = 3'b111;
        else code = 3'bxxx;
    end
endmodule
```


## Sample application: Prioritized interrupt mechanism design

## VHDL

```
library ieee;
library leee;
entity priority_encoder_1 is
    port ( sel : in std_logic_vector (7 downto 0);
    code :out std_logic vector (2 downto 0));
    attribute priority_extract: string;
end priority_encoder 1;
architecture archi of priority_encoder_1 is
begin
    code <= "000" when sel(0) = '1' else
    "001" when sel(1) = '1' else
    "010" when sel(2) = '1' else
    "011" when sel(3) = '1' else
    "100" when sel(4) = '1' else
    "101" when sel(5) = '1' else
    "110" when sel(6) = '1' else
    "111" when sel(7) = '1' else
    "---";
end archi;
```

    attribute priority_extract of priority_encoder_1: entity is "force";
    
## Logical Shifter One

## Verilog

```
module v_logical_shifters_1 (DI, SEL, SO);
    input [7:0] DI;
    input [1:0] SEL;
    output [7:0] SO;
    reg [7:0] SO;
    always @(DI or SEL)
    begin
        case (SEL)
            2'b00 : SO = DI;
            2'b01 : SO = DI << 1;
            2'b10 : SO = DI << 2;
            default : SO = DI << 3;
        endcase
    end
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity logical_shifters_1 is
    port(DI : in unsigned(7 downto 0);
            SEL : in unsigned(1 downto 0);
    SO : out unsigned(7 downto 0));
end logical_shifters_1;
architecture archi of logical_shifters_1 is
begin
    with SEL select
    SO <= DI when "00",
    DI sll 1 when "01",
    DI sll 2 when "10",
    DI sll 3 when others;
end archi;
```


## Logical Shifter Two (no logic shifters inferred)

## Verilog

1 /*
XST does not infer a logical shifter for this example, as not all of the selector values are presented.
*/
module v_logical_shifters_2 (DI, SEL, SO);
input [7:0] DI;
input [1:0] SEL;
output [7:0] SO;
reg [7:0] SO;
always @(DI or SEL)
begin
case (SEL)
2'b00 : $\mathrm{SO}=\mathrm{DI}$;
2'b01 : SO = DI << 1;
default : SO = DI << 2;
endcase
end
endmodule

## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity logical_shifters_2 is
    port(DI : in unsigned(7 downto 0);
        SEL : in unsigned(1 downto 0);
    SO : out unsigned(7 downto 0));
end logical_shifters_2;
architecture archi of logical_shifters_2 is
begin
    with SEL select
    SO <= DI when "00",
    DI sll 1 when "01",
    DI sll 2 when others;
end archi;
```


## Logical Shifter Three (no logic shifters inferred)

## Verilog

XST does not infer a logical shifter for
this example, as the value is not
incremented by 1 for each consequent
binary value of the selector.
*/
module v_logical_shifters_3 (DI, SEL, SO);
input [7:0] DI;
input [1:0] SEL;
output [7:0] SO;
reg[7:0] SO;
always @(DI or SEL)
begin
case (SEL)
2'b00 : SO = DI;
2'b01 : SO = DI << 1;
2'b10 : SO = DI << 3;
default : SO = DI << 2;
endcase
end
endmodule

## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity logical_shifters_3 is
    port(DI : in unsigned(7 downto 0);
        SEL : in unsigned(1 downto 0);
    SO : out unsigned(7 downto 0));
end logical_shifters_3;
architecture archi of logical_shifters_3 is
begin
    with SEL select
    SO <= DI when "00",
    DI sll 1 when "01",
    DI sll 3 when "10",
    DI sll 2 when others;
end archi;
```


## Unsigned Adder



## Verilog

```
module v_adders_1(A, B, SUM);
    input [7:0] A;
    input [7:0] B;
    output [7:0] SUM;
    assign SUM = A + B;
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity adders_1 is
    port(A,B \ in std_logic_vector(7 downto 0);
    SUM : out std_logic_vector(7 downto 0));
end adders_1;
architecture archi of adders_1 is
begin
    SUM <= A + B;
    end archi;
```


## Unsigned Adder with Carry

## Verilog

```
module v_adders_2(A, B, CI, SUM);
    input [7:0] A;
    input [7:0] B;
    input CI;
    output [7:0] SUM;
    assign SUM = A + B + CI;
endmodule
```


## VHDL



```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
entity adders_2 is
    port(A,B : in std_logic_vector(7 downto 0);
        CI : in std_logic;
    SUM : out st\overline{d}logic_vector(7 downto 0));
end adders_2;
architecture archi of adders_2 is
begin
    SUM <= A + B + CI;
end archi;
```


## Unsigned Adder with Carry Out



```
module v_adders_3(A, B, SUM, CO);
    input [7:0] A;
    input [7:0] B;
    output [7:0] SUM;
    output CO;
    wire [8:0] tmp;
    assign tmp = A + B;
    assign SUM = tmp [7:0];
    assign CO = tmp [8];
endmodule
```


## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity adders 3 is
    port(A,B : in std logic vector(7 downto 0);
        SUM : out std_logic_vector(7 downto 0);
    CO : out std_logi\overline{c});
end adders_3;
architecture archi of adders 3 is
signal tmp: std_logic_vector(8 downto 0);
begin
        tmp <= conv_std_logic_vector((conv_integer(A) + conv_integer(B)),9);
        SUM <= tmp(\overline{7}}\mathrm{ downto 0);
        CO <= tmp(8) ;
    end archi;
```


## Unsigned Adder with Carry in and Carry Out

## Verilog

```
```

module v_adders_4(A, B, CI, SUM, CO);

```
```

module v_adders_4(A, B, CI, SUM, CO);
input CI;
input CI;
input [7:0] A;
input [7:0] A;
input [7:0] B;
input [7:0] B;
output [7:0] SUM;
output [7:0] SUM;
output CO;
output CO;
wire [8:0] tmp;
wire [8:0] tmp;
assign tmp = A + B + CI;
assign tmp = A + B + CI;
assign SUM = tmp [7:0];
assign SUM = tmp [7:0];
assign CO = tmp [8];
assign CO = tmp [8];
endmodule

```
```

endmodule

```
```


library ieee;
use ieee.std_logic_1164.all;
use leee.std_logic_1164.all;
use leee.std logic-unsigned.all
entity adders 4 is
port (A, B $\bar{i}$ in std_logic_vector (7 downto 0): CI : in std_10gic; SOM : out $\bar{s} \bar{t} d$ logic_vector ( 7 downto 0):
co : out std_logic) ;
end adders 4 ;
11 architecture archi of adders 4 is
signal tmp: std_logic_vector( $\overline{(1)}$ downto 0)
3 begin
tmp < $=$ conv_std_logic_vector( (conv_integer( $(\mathbb{A})+$ conv_integer (B) + conv_integer (CI)), 9) ; SUM < $\operatorname{tmp}(7$ downto 0$)$,
co <m tmp ( 8 ) ;
7 end arch1;

## Signed Adder

## Verilog

```
1 module v_adders_5 (A,B,SUM);
    input signed [7:0] A;
    input signed [7:0] B;
    output signed [7:0] SUM;
    wire signed [7:0] SUM;
    assign SUM = A + B;
endmodule
1 module \(v\) adders 5 ( \(A, B\), SUM); input signed [7:0] A; input signed [7:0] B; output signed [7:0] SUM; wire signed [7:0] SUM; assign \(\operatorname{SUM}=\mathrm{A}+\mathrm{B}\); endmodule
```


## VHDL



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
entity adders_5 is
    port(A,B : in std_logic_vector(7 downto 0);
    SUM : out std_logic_vector(7 downto 0));
end adders 5;
architecture archi of adders_5 is
begin
    SUM <= A + B;
end archi;
```


## Unsigned Subtractor



## Verilog

```
```

module v_adders_6(A, B, RES);

```
```

module v_adders_6(A, B, RES);
input [7:0] A;
input [7:0] A;
input [7:0] B;
input [7:0] B;
output [7:0] RES;
output [7:0] RES;
assign RES = A - B;
assign RES = A - B;
endmodule

```
```

endmodule

```
```

```
```

library ieee;

```
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_unsigned.all;
entity adders
entity adders
port(A,B : in std_logic_vector(7 downto 0);
port(A,B : in std_logic_vector(7 downto 0);
RES : out std_logic_vector(7 downto 0));
RES : out std_logic_vector(7 downto 0));
end adders_6;
end adders_6;
architecture archi of adders_6 is
architecture archi of adders_6 is
begin
begin
RES <= A - B;
RES <= A - B;
end archi;

```
```

end archi;

```
```


## VHDL

## Unsigned Subtractor with Borrow

## Verilog

```
module v_adders_8(A, B, BI, RES);
    input [7:0] A;
    input [7:0] B;
    input BI;
    output [7:0] RES;
    assign RES = A - B - BI;
endmodule
```


## VHDL

```
library IEEE;
```

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity adders_8 is
port(A, B : in std_logic_vector (7 downto 0);
BI : in std_logic;
RES : out std_logic_vector(7 downto 0));
end adders_8;
architecture archi of adders_ 8 is
begin
RES <= A - B - BI;
end archi;

## Unsigned Adder/Subtractor

## Verilog

```
module v_adders_7(A, B, OPER, RES);
```

module v_adders_7(A, B, OPER, RES);
input OPER;
input OPER;
input [7:0] A;
input [7:0] A;
input [7:0] B;
input [7:0] B;
output [7:0] RES;
output [7:0] RES;
reg [7:0] RES;
reg [7:0] RES;
always @(A or B or OPER)
always @(A or B or OPER)
begin
begin
if (OPER==1'b0) RES = A + B;
if (OPER==1'b0) RES = A + B;
else RES = A - B;
else RES = A - B;
end
end
endmodule
endmodule
Verilog

```

\section*{VHDL}
```

library ieee;

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_unsigned.all;
entity adders_7 is
entity adders_7 is
    port(A,B : in std_logic_vector(7 downto 0);
    port(A,B : in std_logic_vector(7 downto 0);
        OPER: in std_logic;
        OPER: in std_logic;
    RES : out std_logic_vector(7 downto 0));
    RES : out std_logic_vector(7 downto 0));
end adders_7;
end adders_7;
architecture archi of adders_7 is
architecture archi of adders_7 is
begin
begin
    RES <= A + B when OPER='0'
    RES <= A + B when OPER='0'
    else A - B;
    else A - B;
end archi;
```

end archi;

```

\section*{Unsigned Greater or Equal Comparator}

\section*{Verilog}
```

module v_comparator_1 (A, B, CMP);
input [7:0] A;
input [7:0] B;
output CMP;
assign CMP = (A >= B) ? 1'b1 : 1'b0;
endmodule

```

\section*{VHDL}
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity comparator_1 is
port(A,B : in std_logic_vector(7 downto 0);
CMP : out std_logic);
end comparator_1;
architecture archi of comparator_1 is
begin
CMP <= '1' when A >= B else '0';
end archi;

```

\section*{Unsigned Multiplier}


\section*{Verilog}
```

module v_multipliers_1(A, B, RES);
input [7:0] A;
input [3:0] B;
output [11:0] RES;
assign RES = A * B;
endmodule

```
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity multipliers_1 is
port(A : in std_logic_vector(7 downto 0);
B : in std_logic_vector(3 downto 0);
RES : out std_logic_vector(11 downto 0));
end multipliers_1;
architecture beh of multipliers_1 is
begin
RES <= A * B;
end beh;

```

\section*{Sequential Complex Multipliers in Verilog}
```

module v_multipliers_8(CLK,A,B,Oper_Load,Oper_AddSub, RES);
module v_multipliers_8 (CLK,
parameter B_WIDTH = 18;
parameter RES_WIDTH = 48;
parameter P_WIDTH = A_WIDTH+B_WIDTH;
input CLK;
input signed [A_WIDTH-1:0] A, B;
input Oper_Load, Oper_AddSub;
// Oper_Loād Oper_AddS\overline{Sub Operation}
// 0 0 R= +A*B
// 0 1 R= -A*B
// 1 0 R=R+A*B
// 1 1 R=R-A*B
output [RES_WIDTH-1:0] RES;
reg oper_load0 = 0;
reg oper_addsub0 = 0;
reg signed [P_WIDTH-1:0] p1 = 0;
reg oper_load1 = 0;
reg oper_addsub1 = 0;
reg signed [RES_WIDTH-1:0] res0 = 0;
reg signed [RES_WIDTH-1:0] acC;

```

\section*{always @ (posedge CLK) \\ always @ (posedge CLK)}
begin
    oper_load0 <= Oper_Load;
    oper_addsub0 <= Oper_AddSub;
    p1 <=A*B;
    oper_load1 <= oper_load0;
    oper_addsub1 <= oper_addsub0;
    if (ōper load1==1'b1)
        acc \(=\) res0;
    else
        acc \(=0\);
    if (oper_addsub1==1'b1)
        res0 <= acc-p1;
    else
        res0 <= acc+p1;
    end
    assign RES \(=\) res0;
endmodule

Note:
Considering that \(\left(a_{r}+j a_{i}\right)\left(b_{r}+j b_{i}\right)=\left(a_{r} b_{r}-a_{i} b_{i}\right)+j\left(a_{r} b_{i}+a_{i} b_{r}\right)\) :
- The first two first cycles compute:

Res_real = A_real * B_real - A_imag * B_imag
- The second two cycles compute:

Res_imag = A_real * B_imag + A_imag * B_real

\section*{Sequential Complex Multipliers in VHDL}
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity multipliers_8 is
    generic(A_WIDTH: positive:=18;
        B_WIDTH: positive:=18;
    RES_WIDTH: positive:=48);
    port ( CLK: in std_logic;
        A: in signed( \(\bar{A} \_\)WIDTH-1 downto 0);
        B: in signed(B_WIDTH-1 downto 0);
        Oper_Load: in std_logic;
        Oper_AddSub: in std_logic;
        -- oper_Load Oper_Ā̄ddSub Operation
            -- \(00 \mathrm{R}=+\mathrm{A} \star \mathrm{B}\)
            -- \(01 R=-A * B\)
                -- \(10 \mathrm{R}=\mathrm{R}+\mathrm{A} \mathrm{A}_{\mathrm{B}}\)
            -- \(11 \mathrm{R}=\mathrm{R}-\mathrm{A} \star \mathrm{B}\)
        RES: out signed(RES_WIDTH-1 downto 0)
    );38

end multipliers 8;
end multipliers 8; ..... 39
```

architecture beh of multipliers_8 is
constant P_WIDTH: integer:=\_WIDTH+B_WIDTH;
signal oper_load0: std_logic:='0';
signal oper_addsub0: std_logic:='0';
signal p1: signed(P_WIDTH-1 downto 0):=(others=>'0');
signal oper_load1: std_logic:='0';
signal oper_addsub1: std_logic:='0';
signal res0: signed(RES_WIDTH-1 downto 0);
begin
process (clk)
variable acc: signed(RES_WIDTH-1 downto 0);
begin
if rising_edge(clk) then
oper_load0 <= Oper_Load;
oper_addsub0 <= Opēr_AddSub;
p1 <= A*B;
oper_load1 <= oper_load0;
oper_addsub1 <= opēr_addsub0;
if (oper_load1='1') then
acc := res0;
else
acc := (others=>'0');
end if;
if (oper_addsub1='1') then
res0 <= acc-p1;
else
res0 <= acc+p1;
end if;
end if;
end process;
RES <= res0;
end architecture;

```

\section*{Pipelining}
- Pipelining is a general technique for improving design timing and hardware utilization efficiency by using parallel units that simultaneously process the output of preceding stages of the pipeline.
- Implementing combinational logic using pipelines can significantly reduce the critical path delay.


\section*{A Few Definitions}
- (Input-Output) Latency: the amount of time it takes to

Example: travel through the pipe.
- Critical Path: Longest combinational path between the output of one flip-flop to the input of another flip-flop (sharing a common clock)
- Throughput: The maximum rate of data flowing in or our of


Throughput = one task every three days
Latency = is input-output path dependent a data-path (the inverse of the critical path)

\section*{Pipelining Critical Paths}
- Pipelining can shorten the critical path and improve the throughput (possibly) at a cost of an increased latency between the input-output

Critical path \(=8 \mathrm{~ns}, \mathrm{Max}\) Throughput \(=125 \mathrm{MHz}\), I/O Latency \(=3\) clocks \(\left(24 \mathrm{~ns} @ \mathrm{f}_{\text {clock }}=125 \mathrm{MHz}\right)\)


New critical path \(=5 \mathrm{~ns}\), Max Throughput \(=200 \mathrm{MHz}\), I/O Latency \(=4\) clocks (20ns @ \(\mathrm{f}_{\text {clock }}=200 \mathrm{MHz}\) )

\section*{Pipelined Multiplier (Outside, Single)}


\section*{Verilog}
```

(*mult_style="pipe_lut"*)
module v_multipliers_2(clk, A, B, MULT);
inpu\overline{t clk;}
input [17:0] A;
input [17:0] B;
output [35:0] MULT;
reg [35:0] MULT;
reg [17:0] a_in, b_in;
wire [35:0] mult_res;
reg [35:0] pipe_\overline{1}, pipe_2, pipe_3;
assign mult_res = a_in * b_in;
always @(posedge cl\overline{k})
begin
a_in <= A; b_in <= B;
pipe_1 <= mult_res;
pipe_2 <= pipe_1;
pipe_3 <= pipe_2;
MULT - <= pipe_3;
end
endmodule

```

Note: This code is automatically replaced by a four-stage pipeline multiplier, only if the intermediate pipeline registers (pipe_1, pipe_2 and pipe_3) are not used elsewhere in the code. Question: Why?
```

use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity multipliers_2 is
generic(A_port_size : integer := 18;
B_port_size : integer := 18);
port(clk : in std_logic;
A : in unsigned (A_port_size-1 downto 0);
B : in unsigned (B_port_size-1 downto 0);
MULT : out unsigned ( (A_port_size+B_port_size-1) downto 0));
attribute mult_style: string;
attribute mult_style of multipliers_2: entity is "pipe_lut";
end multipliers_2;
architecture beh of multipliers_2 is
signal a_in, b_in : unsigned (A_port_size-1 downto 0);
signal mult_res : unsigned ( (A_port_size+B_port_size-1) downto 0);
signal pipe_1,
pipe_2,
pipe_3 : unsigned ((A_port_size+B_port_size-1) downto 0);
begin
mult_res <= a_in * b_in;
process (clk)
begin
if (clk'event and clk='1') then
a_in <= A; b_in <= B;
pīpe_1 <= mult_res;
pipe_2 <= pipe_1;
pipe_3 <= pipe_2;
MULT <= pipe_3;
end if;
end process;
end beh;

```

\section*{Pipelined Multiplier (Inside, Single)}

\section*{Verilog}
```

```
(*mult_style="pipe_lut"*)
```

```
(*mult_style="pipe_lut"*)
```

```
(*mult_style="pipe_lut"*)
(*mult_style="pipe__ut"*)
(*mult_style="pipe__ut"*)
(*mult_style="pipe__ut"*)
    inpu\overline{t clk;}
    inpu\overline{t clk;}
    inpu\overline{t clk;}
    input [17:0] A;
    input [17:0] A;
    input [17:0] A;
    input [17:0] B;
    input [17:0] B;
    input [17:0] B;
    output [35:0] MULT;
    output [35:0] MULT;
    output [35:0] MULT;
    reg [35:0] MULT;
    reg [35:0] MULT;
    reg [35:0] MULT;
    reg [17:0] a_in, b_in;
    reg [17:0] a_in, b_in;
    reg [17:0] a_in, b_in;
    reg [35:0] mult_res;
    reg [35:0] mult_res;
    reg [35:0] mult_res;
    reg [35:0] pipe_2, pipe_3;
    reg [35:0] pipe_2, pipe_3;
    reg [35:0] pipe_2, pipe_3;
    always @(posedge clk)
    always @(posedge clk)
    always @(posedge clk)
    begin
    begin
    begin
    a_in <= A; b_in <= B;
    a_in <= A; b_in <= B;
    a_in <= A; b_in <= B;
        mult_res <= a_in * b_in;
        mult_res <= a_in * b_in;
        mult_res <= a_in * b_in;
        pipe_2 <= mul\overline{t}res;
        pipe_2 <= mul\overline{t}res;
        pipe_2 <= mul\overline{t}res;
        pipe_3 <= pipe_2;
        pipe_3 <= pipe_2;
        pipe_3 <= pipe_2;
        pipe_3 <= pipe_
        pipe_3 <= pipe_
        pipe_3 <= pipe_
    end
    end
    end
endmodule
```

```
endmodule
```

```
endmodule
```

```

\section*{Pipelined Multiplier (Outside, Shift) in Verilog}
```

(*mult_style="pipe_lut"*)
module v_multipliers_4(clk, A, B, MULT);
input clk;
input [17:0] A;
input [17:0] B;
output [35:0] MULT;
reg [35:0] MULT;
reg [17:0] a_in, b_in;
wire [35:0] mult_res;
reg [35:0] pipe_regs [2:0];
integer i;
assign mult_res = a_in * b_in;
always @(posedge clk)
begin
a_in <= A; b_in <= B;
pipe_regs[2] <= mult_res;
for (i=0; i<=1; i=i+1) pipe_regs[i] <= pipe_regs[i+1];
MULT <= pipe_regs[0];
end
endmodule

```

\section*{Pipelined Multiplier (Outside, Shift) in VHDL}
```

library ieee;
use ieee.std logic_1164.all;
use ieee.numeric_std.all;
entity multipliers_4 is
generic(A_port_size: integer := 18;
B_port_size: integer := 18);
port(clk : in std logic;
A : in unsignēd (A port_size-1 downto 0);
B : in unsigned (B_port_size-1 downto 0);
MULT : out unsigned ( (A_port_size+B_port_size-1) downto 0));
attribute mult_style: string;
attribute mult_style of multipliers_4: entity is "pipe_lut";
end multipliers_4;
architecture beh of multipliers_4 is
signal a_in, b_in : unsigned (A port_size-1 downto 0);
signal mult_res : unsigned ((A_port_size+B_port_size-1) downto 0);
type pipe_reg_type is array (2 downto 0) of unsigned ((A_port_size+B_port_size-1) downto 0);
signal pipe_regs : pipe_reg_type;
begin
mult res <= a in * b in;
process (clk)
begin
if (clk'event and clk='1') then
a_in <= A; b_in <= B;
pipe_regs <= mult_res \& pipe_regs(2 downto 1);
MULT <= pipe_regs(0);
end if;
end process;
end beh;

```

\section*{Multiplier Adder With 2 Register Levels on Multiplier Inputs}


\section*{Verilog}
```

```
library IEEE;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity multip
entity multip
    generic (p_width: integer:=8);
    generic (p_width: integer:=8);
    port (clk : in std_logic;
    port (clk : in std_logic;
        A, B, C : in std_logic_vector(p_width-1 downto 0);
        A, B, C : in std_logic_vector(p_width-1 downto 0);
    RES : out std_logic_vector(p_width* 
    RES : out std_logic_vector(p_width* 
end multipliers_5;
end multipliers_5;
architecture beh of multipliers_5 is
architecture beh of multipliers_5 is
    signal A_reg1, A_reg2,
    signal A_reg1, A_reg2,
    B_reg1, B_reg2 : std_logic_vector(p_width-1 downto 0);
    B_reg1, B_reg2 : std_logic_vector(p_width-1 downto 0);
signal} multad\overline{d}sub : std_logic_vector(p_width*2-1 downto 0)
signal} multad\overline{d}sub : std_logic_vector(p_width*2-1 downto 0)
begin
begin
    multaddsub <= A_reg2 * B_reg2 + C;
    multaddsub <= A_reg2 * B_reg2 + C;
    process (clk)
    process (clk)
    begin
    begin
        if (clk'event and clk='1') then
        if (clk'event and clk='1') then
            A_reg1<= A; A_reg2 <= A_reg1;
            A_reg1<= A; A_reg2 <= A_reg1;
            A_reg1 <= A; A_reg2 <= A_reg1;
            A_reg1 <= A; A_reg2 <= A_reg1;
            end if;
            end if;
    end process;
    end process;
    RES <= multaddsub;
    RES <= multaddsub;
end beh;
```

```
end beh;
```

```

\section*{VHDL}
```

module v_multipliers_5 (clk, A, B, C, RES);

```
module v_multipliers_5 (clk, A, B, C, RES);
    input clk;
    input clk;
    input [7:0] A;
    input [7:0] A;
    input [7:0] B;
    input [7:0] B;
    input [7:0] C;
    input [7:0] C;
    output [15:0] RES;
    output [15:0] RES;
    reg [7:0] A_reg1, A_reg2, B_reg1, B_reg2;
    reg [7:0] A_reg1, A_reg2, B_reg1, B_reg2;
    wire [15:0] multaddsub;
    wire [15:0] multaddsub;
    always @(posedge clk)
    always @(posedge clk)
    begin
    begin
        A_reg1 <= A; A_reg2 <= A_reg1;
        A_reg1 <= A; A_reg2 <= A_reg1;
        B_reg1 <= B; B_reg2 <= B_reg1;
        B_reg1 <= B; B_reg2 <= B_reg1;
    end
    end
    assign multaddsub = A_reg2 * B_reg2 + C;
    assign multaddsub = A_reg2 * B_reg2 + C;
    assign RES = multaddsub;
    assign RES = multaddsub;
endmodule
```

endmodule

```

\title{
Multiplier Adder/Subtractor With 2 Register Levels on Multiplier Inputs
}

\section*{Verilog}
```

```
module v_multipliers_6 (clk, add_sub, A, B, C, RES);
```

```
module v_multipliers_6 (clk, add_sub, A, B, C, RES);
    inpu\overline{t clk,add_sub};
    inpu\overline{t clk,add_sub};
    input [7:0] A;
    input [7:0] A;
    input [7:0] B;
    input [7:0] B;
    input [7:0] C;
    input [7:0] C;
    output [15:0] RES;
    output [15:0] RES;
    reg [7:0] A_reg1, A_reg2, B_reg1, B_reg2;
    reg [7:0] A_reg1, A_reg2, B_reg1, B_reg2;
    wire [15:0] mult, multaddsub}
    wire [15:0] mult, multaddsub}
    always @(posedge clk)
    always @(posedge clk)
    begin
    begin
        A_reg1 <= A; A_reg2 <= A reg1;
        A_reg1 <= A; A_reg2 <= A reg1;
        B_reg1 <= B; B_reg2 <= B_reg1;
        B_reg1 <= B; B_reg2 <= B_reg1;
    end
    end
    assign mult = A_reg2 * B_reg2;
    assign mult = A_reg2 * B_reg2;
    assign multaddsub = add_sub ? C + mult : C - mult;
    assign multaddsub = add_sub ? C + mult : C - mult;
    assign RES = multaddsub;
    assign RES = multaddsub;
endmodule
```

```
endmodule
```

```
```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity multipliers_6 is
generic (p_width: integer:=8);
port (clk,add_sub: in std_logic;
A, B, C: in std_logic_vector(p_width-1 downto 0);
RES: out std_logic_vector(p_width*/2-1 downto 0));
end multipliers_6;
architecture beh of multipliers_6 is
signal A_reg1, A_reg2,
B_reg1, B_reg2 : std_logic_vector(p_width-1 downto 0);
signal}mult, \overline{multaddsub \: std_logic_vector(p_width*2-1 downto 0);
begin
mult <= A_reg2 * B_reg2;
multaddsu\overline{b}<= C + mult when add_sub = '1' else C - mult;
process (clk)
begin
if (clk'event and clk='1') then
A_reg1 <= A; A_reg2 <= A_reg1;
B_reg1 <= B; B_reg2 <= B_reg1;
end if;
end process;
RES <= multaddsub;
end beh;

```

\section*{Multiplier Up Accumulate with Register after Multiplication}

```

module v_multipliers_7a (clk, reset, A, B, RES);

```
module v_multipliers_7a (clk, reset, A, B, RES);
    input clk, reset;
    input clk, reset;
    input [7:0] A;
    input [7:0] A;
    input [7:0] B;
    input [7:0] B;
    output [15:0] RES;
    output [15:0] RES;
    reg [15:0] mult, accum;
    reg [15:0] mult, accum;
    always @(posedge clk)
    always @(posedge clk)
    begin
    begin
        if (reset)
        if (reset)
            mult <= 16'b0000000000000000;
            mult <= 16'b0000000000000000;
        else
        else
            mult <= A * B;
            mult <= A * B;
    end
    end
    always @(posedge clk)
    always @(posedge clk)
    begin
    begin
        if (reset)
        if (reset)
            accum <= 16'b0000000000000000;
            accum <= 16'b0000000000000000;
        else
        else
            accum <= accum + mult;
            accum <= accum + mult;
    end
    end
    assign RES = accum;
    assign RES = accum;
endmodule
```

endmodule

```
```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity multip
generic (p_width: integer:=8);
port (clk, reset: in std_logic;
A, B: in std_logic_vector(p_width-1 downto 0);
RES: out std_logic_vector(p_width*2-1 downto 0));
end multipliers_7
architecture beh of multipliers_7a is
signal mult, accum: std_logic_vector(p_width*2-1 downto 0);
begin
process (clk)
begin
if (clk'event and clk='1') then
if (reset = '1') then
accum <= (others => '0');
mult <= (others => '0');
else
accum <= accum + mult;
mult <= A * B;
end if;
end if;
end process;
RES <= accum;
end beh;

```

\title{
Multiplier Up/Down Accumulate with Register after Multiplication
}

\section*{Verilog}
```

module v_multipliers_7b (clk, reset, add_sub, A, B, RES);
inpu\overline{t clk, reset, add_sub;}
input [7:0] A;
input [7:0] B;
output [15:0] RES;
reg [15:0] mult, accum;
always @(posedge clk)
begin
if (reset)
mult <= 16'b0000000000000000;
else
mult <= A * B;
end
always @(posedge clk)
begin
if (reset)
accum <= 16'b0000000000000000;
else
if (add_sub)
accüm <= accum + mult;
else
accum <= accum - mult;
end
assign RES = accum;
endmodule

```
```

library IEEE;
use IEEE.STD_LOGIC_1164.ALI;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity multipliers_7b is
generic (p_width: integer:=8);
port (clk, reset, add_sub: in std_logic;
A, B: in std_logic_vector(p_width-1 downto 0);
RES: out std_logic__vector(p_width*2-1 downto 0));
end multipliers_\overline{7b;}
architecture beh of multipliers_7b is
signal mult, accum: std_logic_vēctor(p_width*2-1 downto 0);
begin
process (clk)
begin
if (clk'event and clk='1') then
if (reset = '1') then
accum <= (others => '0');
mult <= (others => '0')
else
if (add_sub = '1') then
accum <= accum + mult.
else
accum <= accum - mult;
end if;
mult <= A * B;
end if;
end if;
end process;
RES <= accum;
end beh;

```

\section*{Division by Constant Powers of 2 Dividers}

\section*{Verilog}
```

module v_divider_1 (DI, DO);
input [7:0] DI;
output [7:0] DO;
assign DO = DI / 2;
endmodule

```

\section*{Notes:}
- Dividers are supported only when the divisor is a constant and is a power of 2. In that case, the operator is implemented as a shifter. Otherwise, XST issues an error message.
- IP cores or custom code can be used for other divisors.

Question: Why aren't dividers built-in primitives like adders and multipliers?

\section*{VHDL}
```

library ieee;

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.numeric_std.all;
entity divider_1 is
entity divider_1 is
    port(DI : in unsigned(7 downto 0);
    port(DI : in unsigned(7 downto 0);
    DO : out unsigned(7 downto 0));
    DO : out unsigned(7 downto 0));
end divider_1;
end divider_1;
architecture archi of divider_1 is
architecture archi of divider_1 is
begin
begin
    DO <= DI / 2;
    DO <= DI / 2;
end archi;
```

end archi;

```

\section*{Resource Sharing (Hardware Reuse)}
- The goal of resource sharing (also known as hardware reuse or folding) is to minimize the number of operators and the subsequent logic in the synthesized design. This optimization is based on the principle that two similar arithmetic resources may be implemented as one single arithmetic operator if they are never used at the same time.
- Resource sharing is commonly handled by synthesis tools automatically, unless if prevented by user constraints and synthesis attributes.
- If the optimization goal is speed, disabling resource sharing may give better results.

\section*{Resource Sharing Example}

\section*{Verilog}
```

module v_resource_sharing_1 (A, B, C, OPER, RES);
input [7:0] A, B, C;
input OPER;
output [7:0] RES;
wire [7:0] RES;
assign RES = !OPER ? A + B : A - C;
endmodule

```

\section*{Single-Port RAM in Read-First Mode}

```

module v_rams_01 (clk, en, we, addr, di, dout);
input clk;
input we;
input en;
input [5:0] addr;
input [15:0] di;
output [15:0] dout;
reg [15:0] RAM [63:0];
reg [15:0] dout;
always @(posedge clk)
begin
if (en)
begin
if (we)
RAM[addr]<=di;
dout <= RAM[addr];
end
end
endmodule

```
```

begin

```
library ieee
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all
entity rams 01 is
    port ( \(\mathrm{c} \overline{\mathrm{l}} \mathrm{k}\) : in std_logic:
        we : in std_logic;
        en : in std_logic;
        addr : in std_logic_vector (5 downto 0)
        di : in std logic vector(15 downto 0);
    do : out std logic vector(15 downto 0));
end rams 01 .
architecture syn of rams_01 is
    type ram_type is array ( 63 downto 0) of std_logic_vector (15 downto 0);
signal RAM: ram type;
    process (clk)
        begin
        if clk ' event and \(\mathrm{clk}=\) '1' then
        \(1 f\) on \(=\) '1' then
            if we \(=\) ' 1 ' then
                                    \(\mathrm{RAM}(\) conv integer (addr)) <= di;
            end if;
            do <= RAM(conv_integer(addr)) ;
        end if:
            end if;
    end process;
end 5 yn ;

\title{
Single-Port RAM in Write-First Mode in Verilog
}

\section*{Template 1}
```

module v_rams_02a (clk, we, en, addr, di, dout);
input clk;
input we;
input en;
input [5:0] addr;
input [15:0] di;
output [15:0] dout;
reg [15:0] RAM [63:0];
reg [15:0] dout;
always @(posedge clk)
begin
if (en)
begin
if (we)
begin
RAM[addr] <= di;
dout <= di;
end
else
dout <= RAM[addr];
end
end
endmodule

```


Template 2
```

module v_rams_02b (clk, we, en, addr, di, dout);
input clk;
input we;
input en;
input [5:0] addr;
input [15:0] di;
output [15:0] dout;
reg [15:0] RAM [63:0];
reg [5:0] read_addr;
always @(posedge clk)
begin
if (en)
begin
if (we)
RAM[addr] <= di;
read_addr <= addr;
end
end
assign dout = RAM[read_addr];
endmodule

```

\section*{Single-Port RAM in Write-First Mode in VHDL}

\section*{Template 1}
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rams_\overline{0}2a is
port (c\overline{l}k : in std_logic;
we : in std_logic;
en : in std_logic;
addr : in std_logic_vector(5 downto 0);
di : in std_logic_vector(15 downto 0);
do : out std_logic_vector(15 downto 0));
end rams 02a;
architecture syn of rams_02a is
type ram_type is array (63 downto 0)
of std_logic_vector (15 downto 0);
signal RAM : ram_type;
begin
process (clk)
begin
if clk'event and clk = '1' then
if en = '1' then
if we = '1' then
RAM(conv integer(addr)) <= di;
do <= di;
else
do <= RAM( conv_integer(addr));
end if;
end if;
end if;
end process;
end syn;

```


\section*{library ieee;}
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rams_02b is
port (clk : in std logic;
we : in std_logic;
on : in std_logic;
addr : in std_logic_vector (5 downto 0);
di : in std_logic_vector(15 downto 0):
do : out std_logic_vector(15 downto 0));
end rams 02b;
architecture syn of rams_02b is
type ram_type is array ( 63 downto 0) of std_logic_vector (15 downto 0) ; signal RAM : ram type
signal read addr: std logic vector(5 downto 0 )
begin
process (clk)
begin
if \(c l k\) 'event and \(c l k=\) '1' then
if en \(=\) ' 1 ' then
if we \(=\) ' 1 ' then
ram(conv_integer(addr)) <= di; end if:
read_addr <= addr;

\section*{end if:}
end if;
end process
do <= ram(conv_integer(read_addr));
end syn;

\section*{Single-Port RAM in No-Change Mode}

\section*{Verilog}
```

module v_rams_03 (clk, we, en, addr, di, dout);
input clk;
input we;
input en;
input [5:0] addr;
input [15:0] di;
output [15:0] dout;
reg [15:0] RAM [63:0];
reg [15:0] dout;
always @(posedge clk)
begin
if (en)
begin
if (we)
RAM[addr] <= di;
else
<= RAM[addr];
end
end
endmodule

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rams \(\overline{0} 3\) is
port (clk : in std_logic;
we : in std_logic;
en : in std_logic;
addr : in std_logic_vector(5 downto 0);
di : in std_logic_vector (15 downto 0);
do : out std_logic_vector(15 downto 0));
end rams_03;
architecture syn of rams_03 is
type ram_type is array ( 63 downto 0) of std_logic_vector ( 15 downto 0);
signal RAM : ram type;
begin
process (clk)
begin
if \(c l k\) 'event and \(c l k=\) ' 1 ' then
if en \(=\) ' 1 ' then
if \(w e=\) ' 1 ' then
RAM (conv_integer (addr)) <= di;
else
do \(<=\) RAM ( conv_integer(addr))
end if;
end if;
end if;
end process;
end syn ;

\section*{Single-Port RAM with Asynchronous Read}

\section*{Verilog}
```

```
module v_rams_04 (clk, we, a, di, dout);
```

```
module v_rams_04 (clk, we, a, di, dout);
    input clk;
    input clk;
    input we;
    input we;
    input [5:0] a;
    input [5:0] a;
    input [15:0] di;
    input [15:0] di;
    output [15:0] dout;
    output [15:0] dout;
    reg [15:0] ram [63:0];
    reg [15:0] ram [63:0];
    always @(posedge clk) begin
    always @(posedge clk) begin
        if (we)
        if (we)
            ram[a] <= di;
            ram[a] <= di;
    end
    end
    assign dout = ram[a];
    assign dout = ram[a];
endmodule
```

```
endmodule
```

```
    type ram_type is array (63 downto 0) of std_logic_vector (15 downto 0);
```

```
library leee;
```

```
library leee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_unsigned.all;
entity rams_04 is
entity rams_04 is
    port (clk : in std_logic;
    port (clk : in std_logic;
        we : in std_logic;
        we : in std_logic;
        a : in std_logic_vector(5 downto 0);
        a : in std_logic_vector(5 downto 0);
        a : in std_logic_vector(5 downto 0);
        a : in std_logic_vector(5 downto 0);
    do : out std_log}ic_vec\overline{tor(15 downto 0));
    do : out std_log}ic_vec\overline{tor(15 downto 0));
end rams 04;
end rams 04;
architecture syn of rams_04 is
architecture syn of rams_04 is
signal RAM : ram_type;
signal RAM : ram_type;
begin
begin
    process (clk)
    process (clk)
        begin
        begin
        if (clk'event and clk = '1') then
        if (clk'event and clk = '1') then
        if (we ='1') then 
        if (we ='1') then 
                RAM(conv_integer(a)) <= di;
                RAM(conv_integer(a)) <= di;
        end if;
        end if;
            end if;
            end if;
    end process;
    end process;
    do <= RAM(conv_integer(a));
    do <= RAM(conv_integer(a));
end syn;
```

```
end syn;
```

```

\section*{VHDL}

\section*{Single-Port RAM with Synchronous Read (Read Through)}

\section*{Verilog}
```

module v_rams_07 (clk, we, a, di, do);
input clk;
input we;
input [5:0] a;
input [15:0] di;
output [15:0] do;
reg [15:0] ram [63:0];
reg [5:0] read_a;
always @(posedge clk) begin
if (we)
ram[a] <= di;
read_a <= a;
end
assign do = ram[read_a];
endmodule

```
```

```
library ieee;
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_unsigned.all;
entity rams_07 is
entity rams_07 is
    port (clk : in std_logic;
    port (clk : in std_logic;
        we : in std_log}ic
        we : in std_log}ic
        a : in std logic vector(5 downto 0);
        a : in std logic vector(5 downto 0);
        di : in std_logic_vector(15 downto 0);
        di : in std_logic_vector(15 downto 0);
    do : out std_log}ic_ve\overline{ctor(15 downto 0));
    do : out std_log}ic_ve\overline{ctor(15 downto 0));
end rams_07;
end rams_07;
architecture syn of rams 07 is
architecture syn of rams 07 is
    signal R\overline{AM : ram_type;}
    signal R\overline{AM : ram_type;}
    signal read_a : std_logic_vector(5 downto 0);
    signal read_a : std_logic_vector(5 downto 0);
begin
begin
    process (clk)
    process (clk)
        begin
        begin
            if (clk'event and clk ='''') then
            if (clk'event and clk ='''') then
            if (clk'event, and clk = '1') then
            if (clk'event, and clk = '1') then
                RAM(conv_integer(a)) <= di;
                RAM(conv_integer(a)) <= di;
            end if;
            end if;
                read_a <= a;
                read_a <= a;
            end if;
            end if;
    end process;
    end process;
    do <= RMM(conv_integer(read_a));
    do <= RMM(conv_integer(read_a));
end syn;
```

```
end syn;
```

```
    type ram_type is array ( 63 downto 0 ) of std_logic_vector ( 15 downto 0);

\section*{VHDL}

\section*{Single-Port RAM with Enable}

\section*{Verilog}
```

module v_rams_08 (clk, en, we, a, di, dout);
inpu\overline{t clk;}
input en;
input we;
input [5:0] a;
input [15:0] di;
output [15:0] dout;
reg [15:0] ram [63:0];
reg [5:0] read_a;
always @(posedge clk) begin
if (en)
begin
if (we)
ram[a] <= di;
read_a <= a;
end
end
assign dout = ram[read_a];
endmodule

```

\section*{library ieee}
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity rams_0 08 is
port (clk : in std_logic;
en : in std_logic;
we : in std_logic;
a : in std_logic_vector(5 downto 0)
di : in st \(\bar{d} \operatorname{logi} \bar{c}\) vector(15 downto 0\()\)
do : out std_logic_vector(15 downto 0));
end rams_08;
architecture syn of rams 08 is
type ram type is array (63 downto 0) of std logic vector (15 downto 0); signal RAM : ram_type;
signal read_a : std_logic_vector(5 downto 0);
begin
process (clk)
begin
if ( clk ' event and \(\mathrm{clk}={ }^{\prime} 1^{\prime}\) ) then
if (en \(=\) '1') then
if (we \(=\) '1') then
RAM(conv_integer(a)) <= di;
end if;
read_a <= a;
end if;
end if;
end process,
do <= RAM(conv_integer(read_a));
end syn;

\section*{Dual-Port RAM with Asynchronous Read}


\section*{Verilog}
```

module v_rams_09 (clk, we, a, dpra, di, spo, dpo);

```
module v_rams_09 (clk, we, a, dpra, di, spo, dpo);
    input clk;
    input clk;
    input we;
    input we;
    input [5:0] a;
    input [5:0] a;
    input [5:0] dpra;
    input [5:0] dpra;
    input [15:0] di;
    input [15:0] di;
    output [15:0] spo;
    output [15:0] spo;
    output [15:0] dpo;
    output [15:0] dpo;
    reg [15:0] ram [63:0];
    reg [15:0] ram [63:0];
    always @(posedge clk) begin
    always @(posedge clk) begin
        if (we)
        if (we)
            ram[a] <= di;
            ram[a] <= di;
    end
    end
    assign spo = ram[a];
    assign spo = ram[a];
    assign dpo = ram[dpra];
    assign dpo = ram[dpra];
endmodule
```

endmodule

```
```

library ieee;

```
library ieee;
library ieee;
library ieee;
use ieee.std_logic_ll64.all;
use ieee.std_logic_ll64.all;
entity rams_09 is
entity rams_09 is
    port (clk : in std_logic
    port (clk : in std_logic
        we : in std_logic;
        we : in std_logic;
            a : in std logic vector(5 downto 0)
            a : in std logic vector(5 downto 0)
            dpra : in std_logic_vector(5 downto 0);
            dpra : in std_logic_vector(5 downto 0);
            di : in std_logic_vector(15 downto 0);
            di : in std_logic_vector(15 downto 0);
            spo : out std_logic_vector(15 downto 0);
            spo : out std_logic_vector(15 downto 0);
    dpo : out std_logic_vector(15 downto 0));
    dpo : out std_logic_vector(15 downto 0));
end rams_09;
end rams_09;
architecture syn of rams_09 is
architecture syn of rams_09 is
    type ram_type is array (63 downto 0) of std_logic_vector (15 downto 0);
signal RAM : ram_type;
signal RAM : ram_type;
begin
begin
    process (clk)
    process (clk)
    begin
    begin
        if (clk'event and clk =' '1') then
        if (clk'event and clk =' '1') then
                if (we = '1') then
                if (we = '1') then
                    RAM(conv_integer(a)) <= di;
                    RAM(conv_integer(a)) <= di;
                end if;
                end if;
            end if;
            end if;
    end process:
    end process:
    spo <= RAM(conv integer(a))
    spo <= RAM(conv integer(a))
    dpo <= RAM(conv_integer(dpra)) ;
    dpo <= RAM(conv_integer(dpra)) ;
end syn;
end syn;
        di : in std_logic-vector(15 downto 0);
        di : in std_logic-vector(15 downto 0);
    process,
    process,
    port (o in std logic;
    port (o in std logic;
en
```


## VHDL

## Dual-Port RAM with Synchronous Read (Read Through)

## Verilog

```
module v_rams_11 (clk, we, a, dpra, di, spo, dpo);
    input clk;
    input we;
    input [5:0] a;
    input [5:0] dpra;
    input [15:0] di;
    output [15:0] spo;
    output [15:0] dpo;
    reg [15:0] ram [63:0];
    reg [5:0] read_a;
    reg [5:0] read_dpra;
    always @(posedge clk) begin
        if (we)
            ram[a] <= di;
        read_a <= a;
        read_dpra <= dpra;
    end
    assign spo = ram[read a];
    assign dpo = ram[read_dpra];
endmodule
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic unsigned.all;
entity rams_\overline{11}}\mathrm{ is
    port (clk : in std_logic;
        we : in std_logic;
        a : in std \overline{logic vector(5 downto 0);}
        dpra : in std_logic_vector(5 downto 0);
        di : in std_logic_vector(15 downto 0);
        spo : out std logic_vector(15 downto 0);
    dpo : out std_logíc_vec\overline{tor(15 downto 0));}
end rams 11;
architecture syn of rams_11 is
    type ram_type is array (63 downto 0)
    of std_logic_vector (15 downto 0);
    signal RAM : ram_type;
    signal read_a : std_logic_vector(5 downto 0);
signal read_dprā : std_\overline{logic_vector(5 downto 0);}
begin
    process (clk)
        begin
        if (clk'event and clk = '1') then
            if (we = '1') then
                RAM(conv_integer(a)) <= di;
                end if;
                read a <= a;
                read_dpra <= dpra;
            end if;
    end process;
    spo <= RAM(conv_integer(read_a));
    dpo <= RAM(conv_integer(read_dpra));
end syn;
```


## Dual-Port RAM with Synchronous Read (Read Through) and Two Clocks



## Verilog

module v rams 12 (clk1, clk2, we, add1, add2, di, do1, do2); input clk1;
input clk2;
input we;
input [5:0] add1;
input [5:0] add2;
input [15:0] di;
output [15:0] do1;
output [15:0] do2;
reg [15:0] ram [63:0];
reg [5:0] read_add1;
reg [5:0] read_add2;
always @(posedge clk1) begin
if (we)
ram[add1] <= di;
read_add1 <= add1;
end
assign do1 = ram[read_add1];
always @(posedge clk2) begin
read_add2 <= add2;
end
assign do2 = ram[read_add2]; endmodule

## VHDL

## library ieee,

use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rams_12 is
port (clk1 : in std_logic;
clk2 : in std_logic
we : in std_logic
add1 : in std_logic_vector(5 downto 0);
add2 : in std_logic_vector(5 downto 0);
di : in std logic vector(15 downto 0);
do1 : out st̄d_logic_vector(15 downto 0);
do2 : out std_logic_vector(15 downto 0));
end rams_12;
architecture syn of rams_12 is
type ram_type is array ( 63 downto 0) of std_logic_vector (15 downto 0);
ignal RAM : ram type:
signal read add1 ${ }^{-}$: std logic vector (5 downto 0 )
signal read_add $\overline{2}$ : std_logic_vector (5 downto 0 );
begin
process (clk1)
begin
if (clk1'event and clk1 = '1') then if (we = '1') then

RAM (conv integer(add1)) <= di end if; read_add1 <= add1;

## end if;

end process;
do1 <= RAM (conv_integer(read_add1));
process (clk2)

## begin

if (clk2'event and clk2 = '1') then read_add2 <= add2;

## end if;

end process
do2 <= RAM(conv_integer(read_add2));
end syn;

# Dual-Port RAM with One Enable Controlling Both Ports 

## Verilog

```
module v_rams_13 (clk, en, we, addra, addrb, di, doa, dob);
    input clk,
    input en;
    input we;
    input [5:0] addra;
    input [5:0] addrb;
    input [15:0] di;
    output [15:0] doa;
    output [15:0] dob;
    reg [15:0] ram [63:0];
    reg [5:0] read_addra;
    reg [5:0] read_addrb;
    always @(posedge clk) begin
        if (en)
        begin
            if (we)
                    ram[addra] <= di;
            read_addra <= addra;
            read addrb <= addrb;
        end
    end
    assign doa = ram[read_addra];
    assign dob = ram[read_addrb];
endmodule
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rams 13 is
    port (clk : in std logic;
        en : in std_logic;
        we : in std_logic;
        addra : in std_logic_vector(5 downto 0);
        addrb : in std logic vector(5 downto 0)
        di : in std log}ic ve\overline{c}tor(15 downto 0);
        doa : out std_logíc_vector(15 downto 0);
        dob : out std_logic_vec\overline{t}or(15 downto 0));
end rams 13;
architecture syn of rams 13 is
    type ram_type is arrāy (63 downto 0) of std_logic_vector (15 downto 0);
    signal RAM : ram_type;
    signal read_addra : std_logic_vector(5 downto 0),
signal read_addrb : std_logíc_vec\overline{tor(5 downto 0)}
begin
    process (clk)
        begin
        if (clk'event and clk = '1') then
            if (en = '1') then
                if (we ='1') then
                    RAM(conv_integer(addra)) <= di;
                    end if;
                    read addra <= addra
            read-addrb <= addrb
        end if;
            end if;
    end process;
    doa <= RAM(conv integer(read addra));
    dob <= RAM(conv_integer(read__addrb));
end syn;
```


## Dual Port RAM with Enable on Each Port

## Verilog

```
module v_rams_14 (clk,ena,enb,wea,addra,addrb,dia,doa,dob);
    inpu\overline{t clk;}
    input ena;
    input enb;
    input wea;
    input [5:0] addra,
    input [5:0] addrb;
    input [15:0] dia;
    output [15:0] doa;
    output [15:0] dob;
    reg [15:0] ram [63:0];
    reg [5:0] read addra;
    reg [5:0] read_addrb
    always @(posedge clk) begin
        if (ena)
        begin
            if (wea)
                ram[addra] <= dia,
                read_addra <= addra;
        end
        if (enb)
            read_addrb <= addrb;
    end
    assign doa = ram[read_addra];
    assign dob = ram[read_addrb];
endmodule
```


## VHDL



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all
entity rams_14 is
    port (clk : in std_logic;
        ena : in std_logic
        enb : in std_logic;
        wea : in std_logic
        addra : in std_logic_vector(5 downto 0);
        addrb : in std_logic_vector(5 downto 0);
        dia : in std_logic_vector(15 downto 0);
        doa : out st\overline{d}logic_vector(15 downto 0);
    dob : out std_logic_vector(15 downto 0));
end rams_14
architecture syn of rams 14 is
    type ram_type is array (63 downto 0) of std_logic_vector (15 downto 0);
    signal RAMM : ram type;
    signal read_addra : std_logic_vector(5 downto 0);
signal read_addrb : std_logic_vec\overline{tor (5 downto 0);}
begin
    process (clk)
    begin
        if (clk'event and clk ='1') then
            if (ena = '1') then
                if (wea =',') then
                RAM (conv_integer(addra)) <= dia;
                    end if;
                    read_addra <= addra;
                end if;
                if (enb = '1') then
            read addrb <= addrb;
                end if;
            end if;
    end process;
    doa <= RAM(conv_integer(read_addra));
    dob <= RAM(conv_integer(read_addrb));
end syn;
```


## Dual-Port Block RAM with Two Write Ports



```
```

module v_rams_16 (clka,clkb,ena,enb,wea,web,

```
```

module v_rams_16 (clka,clkb,ena,enb,wea,web,
addra,addrb,dia,dib,doa,dob) ;
addra,addrb,dia,dib,doa,dob) ;
input clka,clkb,ena,enb,wea,web;
input clka,clkb,ena,enb,wea,web;
input [5:0] addra,addrb;
input [5:0] addra,addrb;
input [15:0] dia,dib;
input [15:0] dia,dib;
output [15:0] doa,dob;
output [15:0] doa,dob;
reg [15:0] ram [63:0];
reg [15:0] ram [63:0];
reg [15:0] doa,dob;
reg [15:0] doa,dob;
always @(posedge clka) begin
always @(posedge clka) begin
if (ena)
if (ena)
begin
begin
if (wea)
if (wea)
ram[addra] <= dia;
ram[addra] <= dia;
doa <= ram[addra];
doa <= ram[addra];
end
end
end
end
always @(posedge cl kb) begin
always @(posedge cl kb) begin
if (enb)
if (enb)
begin
begin
if (web)
if (web)
ram[addrb] <= dib;
ram[addrb] <= dib;
dob <= ram[addrb];
dob <= ram[addrb];
end
end
end
end
endmodule

```
```

endmodule

```
```


## VHDL

## Verilog

## Multiple Write Statements

## Verilog

```
reg [2*DI_WIDTH-1:0] RAM [SIZE-1:0];
always @(posedge clk)
begin
    if (we[1])
        RAM[addr][2*WIDTH-1:WIDTH] <= di[2*WIDTH-1:WIDTH];
    end if;
    if (we[0])
        RAM[addr][WIDTH-1:0] <= di[WIDTH-1:0;
    end if;
    dout <= RAM[addr];
end
```


## Read-First Mode: Single-Port BRAM with Byte-wide Write Enable (2 Bytes)

## Verilog

```
module v_rams_24 (clk, we, addr, di, dout);
    parameter SIZE = 512;
    parameter ADDR_WIDTH = 9;
    parameter DI WIDTH = 8;
    input clk;
    input [1:0] we;
    input [ADDR_WIDTH-1:0] addr;
    input [2*DI_WIDTH-1:0] di;
    output [2*DI_WIDTH-1:0] dout;
    reg [2*DI_WIDTH-1:0] RAM [SIZE-1:0];
    reg [2*DI_WIDTH-1:0] dout;
    reg [DI_WIDDTH-1:0] di0, di1;
    always @(we or di)
    begin
        if (we[1])
        di1 = di[2*DI_WIDTH-1:1*DI_WIDTH];
        else
            di1 = RAM[addr][2*DI_WIDTH-1:1*DI_WIDTH];
        if (we[0])
            di0 = di[DI_WIDTH-1:0];
        else
            di0 = RAM[addr][DI_WIDTH-1:0];
    end
    always @(posedge clk)
    begin
        RAM[addr]<={di1,di0};
        dout <= RAM[addr];
    end
```

```
```

library ieoe;

```
```

library ieoe;
library 1000;
library 1000;
use iece.std_logic_unsigned.all;
use iece.std_logic_unsigned.all;
use ieee.std logia
use ieee.std logia
generio (SIZE : integer := 512;
generio (SIZE : integer := 512;
ADDR_WIDTH ; integor ;- 5;
ADDR_WIDTH ; integor ;- 5;
ADDR_WIDTH ; integer ;-
ADDR_WIDTH ; integer ;-
port (olk : in otd logic;
port (olk : in otd logic;
port (clk : in std_logic;
port (clk : in std_logic;
addr : in std_logic_vector (ADDR_WIDIH-1 downto 0),
addr : in std_logic_vector (ADDR_WIDIH-1 downto 0),
di : in std_logic_vector(2*DI_NIDNH-1 downto 0);
di : in std_logic_vector(2*DI_NIDNH-1 downto 0);
do : out std_logic_vector(2*DI_WIDTM-1 downto 0));

```
    do : out std_logic_vector(2*DI_WIDTM-1 downto 0));
```

```
    entity rams_24 1s
```

    entity rams_24 1s
        di i in std_logic_vector(2*DI_WIDPH-1 downto 0)
    ```
        di i in std_logic_vector(2*DI_WIDPH-1 downto 0)
```

end rams-24;
and rams_24; architecture syn of rams_24 is
type ram_type is array ( 3 IZE-1 downto 0) of std_logic_vector ( $2 *$ DI_XIDTH-1 downto 0);
signal RAM : ram_type; (BI WIDTH-1 downto (o)
signal dio, dil : sta logic vector (DI wIDTH-1 downto 0);
begin
process (we, di)
begin
if we (1) - '1' then
di1 <- di(2*DI_WIDTH-1 downto 1*DI_WIDTH)
else
dil <- RAM (conv_integer (addr)) (2*DI_WIDTH-1 domento 1*DI_WIDTH) ;
ond if;
if we(0) -' 1 ' then
dio <- di(DI_wIDTH-1 downto 0$)$;
dio <
dio <- RAM(conv_integer (addr)) (DI_WIDTH-1 downto 0);
end if;
end process;
process(clk)
begin
if (clk'event and clk - '1') then
RNM (conv_integer(addr)) <- dil a dio;
do <- RaM(conv integer (addr))
end $1 f$;
end process
ond syn;

## VHDL

    and procass
    end;
    
## Write-First Mode: Single-Port BRAM with Byte-Wide Write Enable (2 Bytes) <br> Verilog <br> VHDL

```
module v_rams_25 (clk, we, addr, di, dout);
```

    parameter \({ }^{-}\)SIZE \(=512\);
    parameter ADDR_WIDTH \(=9\)
    parameter \(D I \_W \overline{I D T H}=8\);
    input clk;
    input [1:0] we:
    input [ADDR_WIDTH-1:0] addr;
    input [2*DI_WIDTH-1:0] di;
    output [2*DI_WIDTH-1:0] dout;
    reg [2*DI WIDTH-1:0] RAM [SIZE-1:0];
    reg [2*DI WIDTH-1:0] dout;
    reg [DI_WIDTH-1:0] dio, dil
    reg [DI_WIDTH-1:0] doo, dol;
    always © (we or di)
    begin
        if (we [1])
    begin
        dil \(=\) di \([2 *\) DI_WIDTH-1: 1 *DI_WIDTH];
        dol \(=\) di \([2 \star\) DI_WIDTH-1: \(1 \star\) DI_-WIDTH] \(;\)
    end
    else
    begin
        dil \(=\) RAM[addr] [2*DI_WIDTH-1:1*DI_WIDTH];
        dol \(=\) RAM[addr] [2*DI_WIDTH-1:1*DI_WIDTH]
    end
    if (we [0])
    begin
        dio <= di[DI WIDTH-1:0];
        do0 <= di[DI_WIDTH-1:0];
    end
    begin
        dio <= RAM[addr][DI_WIDTH-1:0];
        do \(<=\) RAM[addr][DI_WIDTH-1:0];
        end
    end
    always @ (posedge clk)
    begin
        RAM[addr] <= \{dil,di0\};
        dout \(<=\{\) dol, doo \(\}\);
    end
    endmodule
else

```
ntity rams 25 is
```

ntity rams 25 is
generic (SIZE : integer := 512;
ADDR_WIDTH : integer := 9;
DI_WIDTH : integer := 8);
port (clk : in std_logic;
we : in std_logic-vector(1 downto 0);
addr : in std_logic_vector(ADDR_WIDTH-1 downto 0);
di : in std_logic_vector(2*DI_WIDTH-1 downto 0);
do : out std_logic_vector(2*DI_WIDTH-1 downto 0));
end rams_25;
architecture syn of rams_25 is
type ram_type is array (SIZE-1 downto 0) of std_logic_vector (2*DI_WIDTH-1 downto 0);
ignal RAM : ram_type;
signal di0, dil : std_logic_vector (DI_WIDTH-1 downto 0);
signal do0, do1 : std_logic_vector (DI_WIDTH-1 downto 0);
begin
process(we, di)
begin
if we(1) = '1' then
di1 <= di(2*DI_WIDTH-1 downto 1*DI_WIDTH);
dol <= di(2*DI_WIDTH-1 downto 1*DI_WIDTH)
else
di1<= RAM(conv_integer(addr))(2*DI_WIDTH-1 downto 1*DI_WIDTH);
do1 <= RAM(conv_integer(addr)) (2*DI_WIDTH-1 downto 1*DI_WIDTH)
nd if;
f we(0) = '1' then
di0 <= di(DI_WIDTH-1 downto 0);
0<< di(DI_WIDTH-1 downto 0);
else
di0 <= RAM(conv_integer(addr)) (DI_WIDTH-1 downto 0);
do0 <= RAM(conv_integer(addr)) (DI_WIDTH-1 downto 0);
end if;
end process;
process(clk)
begin
f (clk'event and clk = '1') then
RAM(conv_integer(addr)) <= dil \& di0;
do <= do1 \& do0;
end if;
end process;
end syn;
ity rams_25 is

```

\title{
No-Change Mode: Single-Port BRAM with ByteWide Write Enable (2 Bytes)
}

\section*{Verilog}
```

module v_rams_26 (clk, we, addr, di, dout);
parameter SIZE = 512;
parameter ADDR_WIDTH = 9;
parameter DI_WIDTH = 8;
input clk;
input [1:0] we
input [ADDR_WIDTH-1:0] addr;
input [2*DI_WIDTH-1:0] di
output [2*DI WIDTH-1:0] dout;
reg [2*DI_WIDTH-1:0] RAM [SIZE-1:0]
reg [2*DI_WIDTH-1:0] dout;
reg [DI_WIDTH-1:0] di0, dil
reg [DI_WIDTH-1:0] do0, dol;
always @(we or di)
begin
if (we[1])
di1 = di[2*DI_WIDTH-1:1*DI_WIDTH]
else
begin
di1 = RAM[addr][2*DI_WIDTH-1:1*DI_WIDTH];
do1 = RAM[addr][2*DI_WIDTH-1:1*DI_WIDTH]
end
if (we[0])
di0 <= di[DI WIDTH-1:0];
else
begin
di0 <= RAM[addr][DI_WIDTH-1:0]
do0 <= RAM[addr][DI_WIDTH-1:0];
end
end
always @(posedge clk)
begin
RAM[addr]<={di1,di0};
dout <= {do1,do0};
end
endmodule

```

\section*{VHDL}
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
entity rams_ \(\overline{2} 6\) is
generic \({ }^{-}\)(SIZE : integer :=512;
ADDR_WIDTH : integer \(:=9\);
DI_WIDTH \({ }^{-}\): integer \(:=8\) );
port (clk : in std_logic;
we : in std_logic_vector ( 1 downto 0 );
addr : in std_logic vector (ADDR_WIDTH-1 downto 0)
di : in std_logic_vector(2*DI_WIDTH-1 downto 0);
do : out std_logic_vector (2*DI_WIDTH-1 downto 0));
end rams_26;
architecture syn of rams_26 is
type ram_type is array (SIZE-1 downto 0) of std_logic_vector ( \(2 \star\) DI_WIDTH-1 downto 0) ; signal RAM : ram_type,
signal dio, dil : std_logic_vector (DI_WIDTH-1 downto 0):
signal do0, dol : std_logic_vector (DI_WIDTH-1 downto 0):
begin
process(we, di)
begin
dil \(w \in(1)=1\), then
else
dil <= RAM (conv_integer (addr)) (2*DI WIDTH-1 downto \(1 *\) DI WIDTH) dol <= RAM(conv_integer(addr)) (2*DI_WIDTH-1 downto 1*DI WIDTH); end if;
if we 0 ) = ' 1 ' then
diO <= di(DI_WIDTH-1 downto 0)
else
dio <= RAM(conv integer (addr)) (DI WIDTH-1 downto 0)
doo <= RAM(conv_integer (addr)) (DI_WIDTH-1 downto 0);
end if;
end process
process (clk)
begin
if (clk'event and clk \(=\) ' \({ }^{\prime}\) ) then
RAM (conv_integer(addr)) <= dil \& dio
do \(<=\mathrm{dol}\) \& doo;
end if;
end process
end syn:

\section*{Multiple-Port RAM Descriptions}


\section*{Verilog}
```

module v_rams_17 (clk, we, wa, ra1, ra2, di, do1, do2);
input clk;
input we;
input [5:0] wa;
input [5:0] ra1;
input [5:0] ra2;
input [15:0] di;
output [15:0] do1;
output [15:0] do2;
reg [15:0] ram [63:0];
always @(posedge clk)
begin
if (we)
ram[wa] <= di;
end
assign do1 = ram[ra1];
assign do2 = ram[ra2];
endmodule

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all
entity rams_17 is
port (clk : in std logic:
we : in std_logic;
wa : in std logic vector (5 downto 0);
ra1 : in std_logic_vector (5 downto 0);
ra2 : in std_logic_vector (5 downto 0);
di : in std_logic_vector(15 downto 0);
dol : out std_logic_vector (15 downto 0);
do2 : out std logic vector(15 downto 0)) ;
end rams 17 ;
architecture syn of rams_17 is
type ram_type is array ( 63 downto 0) of std_logic_vector (15 downto 0); signal RAM : ram type
begin
process (clk)
begin
if ( \(c 1 \mathrm{k}^{\prime}\) event and \(\mathrm{c} 1 \mathrm{k}=\mathrm{r}^{\prime} \mathrm{l}^{\prime}\) ) then if (we = '1') then

RAM (conv integer(wa)) <= di;
end if:

\section*{end if;}
end process;
do1 <= RAM (conv_integer(ra1));
do2 <= RAM(conv integer(ra2));
end syn;

\section*{Block RAM with Reset Pin}

\section*{Verilog}
```

module v_rams_18 (clk, en, we, rst, addr, di, dout);
input clk;
input en;
input we;
input rst;
input [5:0] addr;
input [15:0] di;
output [15:0] dout;
reg [15:0] ram [63:0];
reg [15:0] dout;
always @(posedge clk)
begin
if (en) // optional enable
begin
if (we) // write enable
ram[addr] <= di;
if (rst) // optional reset
dout <= 16'h0000;
else
dout <= ram[addr];
end
end
endmodule

```

\section*{VHDL}
```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rams 18 is
port (clk : in std logic;
en : in std logic;
we : in std_logic;
rst : in st\overline{d_logic;}
addr : in std_logic_vector(5 downto 0);
di : in std_logic_vector(15 downto 0)
do : out std logic vector(15 downto 0));
end rams 18.
architecture syn of rams_18 is
type ram_type is array (63 downto 0) of std_logic_vector (15 downto 0);
signal ram : ram type;
begin
process (clk)
begin
if clk'event and clk = '1' then
if en = '1' then -- optional enable
if we = '1' then -- write enable
ram(conv integer(addr)) <= di
end if;
if rst = '1' then -- optional reset
do <= (others => '0');
else
do <= ram(conv integer(addr)) ;
end if;
end if;
end if;
end process
end syn;

```

\section*{Block RAM with Optional Output Registers}

\section*{Verilog}
module v_rams_19 (clk1, clk2, we, en1, en2 addr1, addr2, di, res1, res2);
input clk1
input clk2;
input we, en1, en2;
input [5:0] addr1;
input [5:0] addr2;
input [15:0] di;
output [15:0] res1;
output [15:0] res2;
reg [15:0] res1;
reg [15:0] res2;
reg [15:0] RAM [63:0];
reg [15:0] do1;
reg [15:0] do2;
always @(posedge clk1)

\section*{begin}
if (we == 1'b1)
RAM[addr1] <= di;
do1 <= RAM[addr1];
end
always @(posedge clk2)
begin
do2 <= RAM[addr2];
end
always @(posedge clk1)
begin
if (en1 == \(\left.1^{\prime} \mathrm{b} 1\right)\)
res1 <= do1;
end
always @(posedge clk2)
begin
if (en2 == 1'b1)
res2 <= do2
end
endmodule

```

library IEEE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity rams_19 is
port (clk1, clk2 : in std_logic;
we, enl, en2 : in std_logic;
addr1 : in std_logic_vector(5 downto 0);
di : in In std_logic_vector(s downto ),
di i in sta_-_-
resl : out std_logic_vector(15 downto 0)
end rams_19
architecture beh of rams_19 is
type ram_type is array ( }63\mathrm{ downto 0) of std_logic_vector (15 downto 0),
signal ram : ram type;
signal ram : ram_type;
signal do2 : std_logic_vector(15 downto 0)
begin
process (clkl)
if rising_edge(clkl) then
if we = '1' then
ram(conv_integer(addr1)) <= di
end if;
dol <= ram(conv_integer(addr1)),
end if;
end process,
process (clk2)
begin
if rising_edge(clk2) then
do2 <= ram(conv_integer(addr2));
end if;
end process
process (clkl)
begin
if rising_edge(clkl) then
if enl ='1' then
enl = <= then
end if;
end if;
end process;
process (clk2)
begin
if rising_edge(clk2) then
if en2 = '1' then
res2<= do2;
end if;
end if;
end process;

```
1 end beh

\section*{Initializing RAM Directly in HDL Code}

\section*{Verilog}
```

// Binary
reg [15:0] ram [63:0];
initial begin
ram[63] = 16'b0111100100000101
ram[62] = 16'b0000010110111101;
ram[61] = 16'b1100001101010000
|...
ram[0] = 16'b0000100101110011;
end
// Hexadecimal
reg [19:0] ram [63:0];
initial begin
ram[63] = 20'h0200A; ram[62] = 20'h00300; ram[61] = 20'h08101
ram[60] = 20'h04000; ram[59] = 20'h08601; ram[58] = 20'h0233A
//..
ram[2] = 20'h02341; ram[1] = 20'h08201; ram[0] = 20'h0400D;
end
//..
always @(posedge clk)
begin
if (we)
ram[addr] <= di
dout <= ram[addr];
end

```

\section*{VHDL}
```

type ram_type is array (0 to 63) of std_logic_vector(19 downto 0);
signal RAM : ram type :=
(
X"0200A", X"00300", X"08101", X"04000", X"08601", X"0233A",
X"00300", X"08602", X"02310", X"0203B", X"08300", X"04002",
X"08201", X"00500", X"04001", X"02500", X"00340", X"00241",
X"04002", X"08300", X"08201", X"00500", X"08101", X"00602",
X"04003", X"0241E", X"00301", X"00102", X"02122", X"02021",
X"00301", X"00102", X"02222", X"04001", X"00342", X"0232B",
X"00900", X"00302", X"00102", X"04002", X"00900", X"08201",
X"02023", X"00303", X"02433", X"00301", X"04004", X"00301",
X"00102", X"02137", X"02036", X"00301", X"00102", X"02237",
X"04004", X"00304", X"04040", X"02500", X"02500", X"02500",
X"0030D", X"02341", X"08201", X"0400D");
process (clk)
begin
if rising_edge(clk) then
if we = '1' then
RAM(conv_integer(a)) <= di;
end if;
ra <= a;
end if;
end process;
...
do <= RAM(conv_integer(ra));

```

\section*{Initializing RAM Directly in HDL Code}
```

    Dual Port Block RAM Initialization in Verilog
    module v_rams_20b (clk1, clk2, we, addr1, addr2, di, do1, do2);
input clk1, clk2;
input we;
input [7:0] addr1, addr2;
input [15:0] di;
output [15:0] do1, do2;
reg [15:0] ram [255:0];
reg [15:0] do1, do2;
integer index;
initial begin
for (index = 0 ; index <= 99 ; index = index + 1) begin
ram[index] = 16'h8282;
end
for (index= 100 ; index <= 255 ; index = index + 1) begin
ram[index] = 16'hB8B8;
end
end
always @(posedge clk1)
begin
if (we)
ram[addr1] <= di;
do1 <= ram[addr1];
end
always @(posedge clk2)
begin
do2 <= ram[addr2];
end
endmodule

```

\section*{Initializing RAM from an External File in Verilog}

\section*{Verilog}
```

module v_rams_20c (clk, we, addr, din, dout);
input clk;
input we;
input [5:0] addr;
input [31:0] din;
output [31:0] dout;
reg [31:0] ram [0:63];
reg [31:0] dout;
initial
begin
\$readmemb("rams_20c.data",ram, 0, 63);
end
always @(posedge clk)
begin
if (we)
ram[addr] <= din;
dout <= ram[addr];
end
endmodule

```

\section*{Hexadecimal/Binary in text format}
```

| C:\User<br>Reza\Desktop<br>PGAAVersion4 (2018)\rams_20..data - Notepad++
Eile Eddit Search View Encoding Language Settings Tools Macro Run TertFX
Plugins Window ?

```

```

日rams_20.data \ |
1 8e62a8e6
df759df7
3 9d0099d0
41abf41a
b7651b76
af47caf4
7 2dd972dd
99ad399a
9 d72d7d72
10 610a1610
aaf87aaf
12 a0446a04
1306704067
44114241
15 b64c4b64
16 91ec791e
1 7 cab85cab
18 3dc163dc
lengt Ln:1 Col:1 Sel:01

```

```

|:\Users\Reza\Desktop\FPGA\Version4 (2...
Eile Edit Search View Encoding L_anguage Settings Tools
Macro Run TextFX Plugins Window ? X

```

```

日rams_8x32.data \

```


```

        00001111000011110000111100001111
        01001010001000001100000010000100
        00000000001111100000000001000001
        11111101010000011100010000100100
        00001111000011110000111100001111
        01001010001000001100000010000100
        00000000001111100000000001000001
        11111101010000011100010000100100
            Ln:8 Col:32 Sel: Windows(CR LF) UTF-8
    
## Initializing RAM from an External File in VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic-unsigned.all;
use std.textio.all;
entity rams 20c is
    port(clk : in std_logic;
        we : in std_logic;
        addr : in std logic vector(5 downto 0);
        din : in std_\overline{logic_vector(31 downto 0);}
    dout : out std_logic_vector(31 downto 0));
end rams_20c;
architecture syn of rams_20c is
    type RamType is array(0 to 63) of bit_vector(31 downto 0);
    impure function InitRamFromFile (RamFileName : in string) return RamType is
        FILE RamFile : text is in RamFileName;
        variable RamFileLine : line;
    variable RAM : RamType;
    begin
        for I in RamType'range loop
            readline (RamFile, RamFileLine);
            read (RamFileLine, RAM(I))
        end loop;
        return RAM
    end function;
signal RAM : RamType := InitRamFromFile("rams_20c.data");
begin
    process (clk)
        begin
        if clk'event and clk = '1' then
            if we = '1' then
                    RAM(conv_integer(addr)) <= to_bitvector(din);
            end if;
            dout <= to_stdlogicvector(RAM(conv_integer(addr)));
        end if;
    end process;
end syn;
```


## ROM with Registered Output, Example 1



## Verilog

## VHDL

module v_rams_2la (clk, en, addr, data) ;
input clk;
input en
input [5:0] addr:
utput reg [19:0] data:
always @(posedge clk) begin
if (en)
case (add $)$
6'b000000: data $<=20^{\prime} \mathrm{h} 0200 \mathrm{~A}$; $6^{\prime} \mathrm{b} 100000$ : data $<=20^{\prime} \mathrm{h} 02222$;
$6^{\prime}$ b000001: data <= 20'h00300; 6'b100001: data <= 20'h04001;
$6^{\prime}$ b000010: data <= 20'h08101; $6^{\prime}$ bl00010: data <= 20'h00342;
6'b000011: data $<=20^{\prime} \mathrm{h} 04000$; $6^{\prime}$ b100011: data $<=20^{\prime} \mathrm{h} 0232 \mathrm{~B}$;
$6^{\prime}$ b000100: data $<=20^{\prime}$ h08601; $6^{\prime}$ b100100: data $<=20^{\prime}$ h00900;
6'b000101: data $<=20^{\prime}$ h0233A; $6^{\prime}$ b100101: data $<=2^{\prime}$ ho0302;
$6^{\prime}$ b000110: data $<=20^{\prime}$ h00300; $6^{\prime}$ bl00110: data $<=20^{\prime}$ h00102;
6'b000111: data <= 20'h08602; 6'b100111: data $<=20^{\prime}$ h04002;
$6^{\prime}$ b001000: data $<=20^{\prime}$ h02310; 6'bl01000: data $<=20^{\prime}$ h00900;
6'b001001: data $<=20^{\prime} \mathrm{h} 0203 \mathrm{~B}$; $6^{\prime}$ b101001: data $<=20^{\prime} \mathrm{h} 08201$;
6'b001010: data <= 20'h08300; 6'b101010: data $<=20^{\prime} \mathrm{h} 02023$;
6'b001011: data <= 20'h04002; 6'b101011: data <= 20'h00303;
6'b001100: data <= 20'h08201; $6^{\prime}$ b101100: data $<=20^{\prime} \mathrm{h} 02433$;
6'b001101: data <= 20'h00500; 6'b101101: data <= 20'h00301;
6'b001110: data $<=20^{\prime} \mathrm{h} 04001$; $6^{\prime}$ bl01110: data $<=20^{\prime} \mathrm{h} 04004$;
6'b001111: data <= 20'h02500; 6'b101111: data <= 20'h00301;
6'b010000: data <= 20'h00340; 6'bl10000: data <= 20'h00102;
6'b010001: data <= 20'h00241; 6'bll0001: data <= 20'h02137;
6'b010010: data <= 20'h04002; 6'bll0010: data <= 20'h02036;
6'b010011: data <= 20'h08300; 6'bll0011: data <= 20'h00301;
''b010100: data <= 20'h08201; 6'b110100: data <= 20'h00102;
''b010101: data <= 20'h00500; 6'bll0101: data <= $20^{\prime} \mathrm{h} 02237$
6'b010110: data <= 20'h08101; $6^{\prime}$ bl10110: data <= $20^{\prime} \mathrm{h} 04004$;
6'b010111: data <= 20'h00602; 6'bll0111: data $<=20^{\prime} \mathrm{h} 00304$;
6'b011000: data <= 20'h04003; 6'bll1000: data <= 20'h04040;
$6^{\prime}$ b011001: data <= 20'h0241E; $6^{\prime}$ blll001: data <= 20'h02500;
6'b011010: data <= 20'h00301; $6^{\prime}$ blll010: data <= 20'h02500;
6'b011011: data $<=20^{\prime} \mathrm{h} 00102$; $6^{\prime}$ blllo11: data $<=20^{\prime} \mathrm{h} 02500$;
6'b011100: data <= 20'h02122; 6'blll100: data <= 20'h0030D;
6'b011101: data $<=20^{\prime} \mathrm{h} 02021$; $6^{\prime}$ bl111101: data $<=20^{\prime} \mathrm{h} 02341$;
6'b011110: data $<=20^{\prime} \mathrm{h} 00301$; 6'bll1110: data $<=20^{\prime} \mathrm{h} 08201$;
end
dmodule

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rams 21a is
    port (clk : in std_logic;
            en : in std logic.
            addr : in std_logic_vector(5 downto 0);
        data : out std_log}ic_ve\overline{c
end rams_21a;
architecture syn of rams 21a is
    type rom type is arrāy (63 downto 0) of std logic vector (19 downto 0)
    signal ROM : rom_type:= (
            X"0200A", X"00300", X"08101", X"04000", X"08601", X"0233A"
            X"00300", X"08602", X"02310", X"0203B", X"08300", X"04002"
            X"08201", X"00500", X"04001", X"02500", X"00340", X"00241"
            X"04002", X"08300", X"08201", X"00500", X"08101", X"00602"
            X"04003"', X"0241E"', X"00301"', X"00102"', X"02122"', X"02021",
            X"00301"', X"00102",' X"02222", X"04001", X"00342", X"0232B"
            X"00900", X"00302", X"00102", X"04002", X"00900", X"08201",
            X"02023", X"00303", X"02433", X"00301", X"04004", X"00301"
            X"00102", X"02137", X"02036", X"00301", X"00102", X"02237",
            X"04004"', X"00304"', X"04040"', X"02500"', X"02500"', X"02500"
            X"0030D",' X"02341"', X"08201"', X"0400D");
    begin
            process (clk)
            begin
            if (clk'event and clk ='1') then
                if (en =',') then
                    data <= ROM(conv_integer(addr))
                end if;
            end if;
            end process
end syn;
```


## ROM with Registered Output, Example 2



## Verilog



## end

always e(posedge clk) begin
if (en)
end

## VHDL

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rams_21b is
    port (c\overline{lk : in std_logic;}
        en : in std logic;
        addr : in std logic vector(5 downto 0);
        data : out std_logic_vector(19 downto 0));
end rams_21b;
architecture syn of rams 21b is
    type rom_type is array (63 downto 0) of std_logic_vector (19 downto 0);
    signal ROM : rom type:= (
        X"0200A", X"00300", X"08101", X"04000", X"08601", X"0233A",
        X"00300", X"08602",' X"02310", X"0203B", X"08300"', X"04002"',
        X"08201", X"00500", X"04001", X"02500", X"00340", X"00241",
        X"04002", X"08300", X"08201", X"00500", X"08101", X"00602"
        X"04003", X"0241E", X"00301", X"00102", X"02122", X"02021"
        X"00301", X"00102", X"02222", X"04001", X"00342", X"0232B",
        X"00900",' X"00302",'X"00102"', X"04002"', X"00900", X"08201"
        X"02023", X"00303", X"02433", X"00301", X"04004", X"00301",
        X"00102", X"02137", X"02036", X"00301", X"00102", X"02237"
        X"04004", X"00304", X"04040", X"02500", X"02500", X"02500",
        X"0030D", X"02341", X"08201", X"0400D");
signal rdata : std_logic_vector(19 downto 0);
begin
        rdata <= ROM(conv_integer(addr));
        process (clk)
            begin
            if (cl
            (clk'event and clk ='1') then
                f (en = '1') then
                    data <= rdata;
            end if;
        end if;
    end process;
end syn;
```


## ROM with Registered Address

## Verilog

module v_rams_2lc (clk, en, addr, data);
input clk;
input [5:0] addr;
output reg [19:0] data,
reg [5:0] raddr;
always © (posedge clk) begin
if (en)
raddr <= addr;
end
always © (raddr) begin
case (raddr)
6'b00000: data <= 20'h0200A; 6'b100000: data <= 20'h02222
''b000001: data <= 20'h00300; 6'bl00001: data <= 20'h04001,
$6^{\prime}$ b000010: data $<=20^{\prime} \mathrm{h} 08101$; $6^{\prime} \mathrm{b} 100010$ : data $<=20^{\prime} \mathrm{h} 00342$;
$6^{\prime}$ b000011: data $<=20^{\prime} \mathrm{h} 04000$; $6^{\prime} \mathrm{b} 100011$ : data $<=20^{\prime} \mathrm{h} 0232 \mathrm{~B}$;
'b000100: data $<=20^{\prime} \mathrm{h} 08601$; 6'b100100: data $<=20^{\prime} \mathrm{h} 00900$;
'b000101: data $<=20^{\prime} \mathrm{h} 0233 \mathrm{~A}$; $6^{\prime} \mathrm{b} 100101$ : data $<=20^{\prime} \mathrm{h} 00302$;
'b000110: data $<=20^{\prime} \mathrm{h} 00300$; 6'bl00110: data $<=20^{\prime} \mathrm{h} 00102$,
$6^{\prime}$ b001000: data <= 20'h08602; $6^{\prime}$ blo0111: data <= 20'h02310; $6^{\prime}$ b101000: data $<=20^{\prime}$ hou002,
''b001001: data $<=20^{\prime}$ ho203B; $6^{\prime}$ b101001: data $<=20^{\prime}$ hos201;
6'b001010: data <= 20'h08300; 6'b101010: data $<=20^{\prime}$ ho2023;
'b001011: data $<=20^{\prime}$ h04002; $6^{\prime}$ b101011: data $<=20^{\prime}$ h00303;
'rb001100. data $<=20^{\prime}$ h08201: 6'b101100. data $<=20^{\prime}$ h02433
''b001101. data $<=20^{\prime} \mathrm{h} 00500$; G'bloll $^{\prime}$ b101. data $<=20^{\prime} \mathrm{h} 00301$
'rb001110: data <= 20'h04001; ''blo1110. data $<=20 \prime$ h04004 $^{\prime}$
''b001111: data <= 20'h02500; $\epsilon^{\prime}$ b101111: data $<=20^{\prime}$ h00301
''b010000: data <= 20'h00340. G'b110000. data <= 20'h00102
'rb010001: data <= 20'h00241; 6'b110001. data $<=20$ 'h02137
C'b010010. data $<=20$ 'h04002. G'bl10010. data $<=20$ 'h0203
'rb010011: data <= 20'h09300. G'b110011: data <= 20 'h00301
', 010100 . data $<=20$ h08201. ''b110100. data $<=20$ h00102
'ro10101. data $=20$ 'h00500. ''
'bol0101: data $<=20$ hoos00; © bllo101: data $<=20$ ho2237
bo10110: data $==$ hoole , 'r
'b010111: data <= 20 ho0602; 'bllo111: data $<=20$ hoos04
$6^{\prime}$ b011000: data $<=20^{\prime} \mathrm{h} 04003$; $6^{\prime}$ bll1000: data $<=20^{\prime} \mathrm{h} 04040$

'b011010. data $<=20$ hoos01, e blllo10. data $<=20$ h02500
'bol1011. data $<=20$ ho102, G'b111011. data $<=20$ h 02500
$6^{\prime}$ b011101: data $<=20^{\prime}$ h02021; $6^{\prime}$ blll101: data $<=20^{\prime}$ h02341;
$6^{\prime}$ b011110: data $<=20^{\prime} \mathrm{h} 00301$; ${ }^{\prime} 6^{\prime}$ bllllllo: data $<=20^{\prime} \mathrm{h} 02341$;
6'boll111: data <= 20'h00102; 6'bll1111: data $<=20^{\prime}$ ho400D endcase
end
ndmodule

library ieee,
use ieee.std_logic_1164.all
use ieee.std_logic_unsigned.all;
entity rams_ $\overline{2} 1 \mathrm{c}$ is
port (clk : in std logic,
en : in std_logic;
addr : in std logic vector(5 downto 0);
data : out std_loğic_vec̄tor(19 downto 0));
end rams_21c
architecture syn of rams 21c is
type rom_type is array ( 63 downto 0 ) of std_logic_vector (19 downto 0); signal ROM : rom type:=

X"0200A", X"00300", X"08101", X"04000", X"08601", X"0233A"
X"00300", X"08602", X"02310", X"0203B", X"08300"', X"04002"',
X"08201", X"00500", X"04001", X"02500", X"00340", X"00241",
X"04002", $X^{\prime \prime} 08300$ ", $X^{\prime \prime} 08201^{\prime \prime}, X^{\prime \prime} 00500 ", X^{\prime \prime} 08101^{\prime \prime}, X^{\prime \prime} 00602^{\prime \prime}$
X"04003", X"0241E", X"00301", X"00102", X"02122", X"02021",
X"00301", $X^{\prime \prime} 00102^{\prime \prime}, X^{\prime \prime} 02222^{\prime \prime}, X^{\prime \prime} 04001^{\prime \prime}, X^{\prime \prime} 00342^{\prime \prime}, X^{\prime \prime} 0232 B^{\prime \prime}$
X"00900", X"00302", X"00102", X"04002", X"00900", X"08201",
X"02023", X"00303", X"02433", X"00301", X"04004", X"00301",
X"00102", X"02137", X"02036", X"00301", X"00102", X"02237"
X"04004", X"00304", X"04040", X"02500", X"02500", X"02500"
X"0030D", X"02341", X"08201", X"0400D") ;
signal raddr : std_logic_vector(5 downto 0);
begin
process (clk)
begin
if ( clk 'event and $\mathrm{clk}=$ '1') then
if (en = '1') then
raddr <= addr;
end if:

## end if;

end process;
data <= ROM(conv_integer(raddr));
end syn;

## Pipelined Distributed RAM

## Verilog

```
module v_rams_22 (clk, we, addr, di, dout);
    input clk;
    input we;
    input [8:0] addr;
    input [3:0] di;
    output [3:0] dout;
    (*ram_style="pipe_distributed"*)
    reg [3:0] RAM [511:0];
    reg [3:0] dout;
    reg [3:0] pipe_reg;
    always @(posedge clk) begin
        if (we)
            RAM[addr] <= di;
        else
            pipe_reg <= RAM[addr];
        dout <= pipe_reg;
    end
endmodule
```



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rams 22 is
    port (c\overline{lk : in std_logic;}
        we : in std_logic;
        addr : in std_logic_vector(8 downto 0);
        di : in std_logic vector(3 downto 0);
        do : out st\overline{d_logic_vector(3 downto 0));}
end rams_22;
architecture syn of rams_22 is
    type ram_type is array (511 downto 0) of std_logic_vector (3 downto 0);
    signal RAM : ram type;
    signal pipe_reg: std_logic_vector(3 downto 0)
    attribute ram_style: string;
attribute ram_style of RAM: signal is "pipe_distributed";
begin
    process (clk)
        begin
        if clk'event and clk = '1' then
        if we = '1' then
            RAM(conv_integer(addr)) <= di;
            else
            pipe_reg <= RAM( conv_integer(addr));
            end if;
            do <= pipe_reg;
        end if;
    end process;
end syn;
```


## Finite State Machines (FSM)

- Finite state machines (automata) are used as the backbone controllers and timing managers of digital systems.
- FSMs can be graphically illustrated by bubble diagrams.

- Flawless design of FSMs is critical for a proper system function.
- FSMs with dead-ends or erroneous state-transitions can result in hardware hanging or
 malfunctions.


## Finite State Machines Components

An FSM consists of:

- Inputs
- Outputs
- States and state sequences
- State transition rules
- Initial conditions (states)
- Resetting mechanism

FSM Implementation issues:

- State encoding technique

- Robust FSM design and state recovery mechanism


## Finite State Machine (FSM) Representation Incorporating Mealy and Moore Machines



Moore Machine
Moore Machine: $\left\{\begin{array}{c}s_{k+1}=f\left(s_{k}, x_{k}\right) \\ y_{k}=g\left(s_{k}\right)\end{array}\right.$


Research Topic: According to the above representation, Mealy and Moore machines can be studied from a state-space perspective. The rich literature of state-space analysis from Control Theory can be used to study the properties of logic circuits.

## FSM Encoding Techniques

HDL synthesis tools support various FSM encoding techniques including:

- One-Hot
- Gray
- Compact
- Johnson
- Sequential
- Speed1
- User Defined
- Auto Encoding

| $\#$ | Binary | Gray | Johnson | One-hot |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 000 | 000 | 0000 | 00000001 |
| 1 | 001 | 001 | 0001 | 00000010 |
| 2 | 010 | 011 | 0011 | 00000100 |
| 3 | 011 | 010 | 0111 | 00001000 |
| 4 | 100 | 110 | 1111 | 00010000 |
| 5 | 101 | 111 | 1110 | 00100000 |
| 6 | 110 | 101 | 1100 | 01000000 |
| 7 | 111 | 100 | 1000 | 10000000 |

Same number of bits as binary
Two adjacent codes only differ by one bit

## Sample FSM Encoding Logic

## The One-Hot Encoder



Decoded
Output


Truth Table

| $A$ | $B$ | $Q_{0}$ | $Q_{1}$ | $Q_{2}$ | $Q_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |

Ref: https://www.electronics-tutorials.ws/combination/comb_5.html

## Sample FSM Encoding Logic

## The One-Cold Encoder




## FSM Implementation Issues

- State encoding methods defer in speed, area and robustness to state transition errors.
- On FPGA, FSMs are commonly implemented using BRAM or LUT
- Synthesis tools such as XST can add logic to an FSM implementation that will let the state machine recover from an invalid state. During run-time, if an FSM enters an invalid state, this extra logic will take it back to a known state, called a recovery state (the `reset state' by default). This is called a Safe FSM Implementation


## Finite State Machine Coding Example: A Single Process

## Verilog

```
module v fsm 1 (clk, reset, x1, outp);
    inpu\overline{t cl\overline{k}, reset, x1;}
    output outp;
    reg outp;
    reg [1:0] state
    parameter s1 = 2'b00; parameter s2 = 2'b01;
    parameter s3 = 2'b10; parameter s4 = 2'b11;
    initial state = 2'b00;
    always@ (posedge clk or posedge reset)
    begin
        if (reset) begin
            state <= s1; outp <= 1'b1
        end
        else begin
            case (state)
                s1: begin
                    if (x1==1'b1) begin
                    state <= s2; outp <= 1'b1;
                    end
                            else begin
                                state <= s3; outp <= 1'b0;
                    end
                end
                s2: begin
                    state <= s4; outp <= 1'b1
                    end
                s3: begin
                    state <= s4; outp <= 1'b0
                    end
                s4: begin
                    state <= s1; outp <= 1'b0;
                end
            endcase
        end
    end
endmodule
```


# Finite State Machine Coding Example: Two Processes 

## Verilog

```
module v_fsm_2 (clk, reset, x1, outp);
    input clk, reset, x1;
    output outp;
    reg outp;
    reg [1:0] state;
    parameter s1 = 2'b00; parameter s2 = 2'b01;
    parameter s3 = 2'b10; parameter s4 = 2'b11;
    initial state = 2'b00;
    always @(posedge clk or posedge reset)
    begin
        if (reset)
        state <= s1;
        else
        begin
            case (state)
            s1: if (x1==1'b1)
            state <= s2;
            else
            state <= s3;
            s2: state <= s4;
            s3: state <= s4;
            s4: state <= s1;
        endcase
        end
    end
    always @(state)
    begin
        case (state)
            s1: outp = 1'b1;
            s2: outp = 1'b1;
            s2: outp = 1'b1;
            s4: outp = 1'b0;
        endcase
    end
endmodule
    parameter s1 = 2'b00; parameter s2 = 2'b01;
```


# Finite State Machine Coding Example: Three Processes 



## Verilog

```
module v fsm 3 (clk, reset, x1, outp);
    inpu\overline{t cl\overline{k}, reset, x1;}
    output outp;
    reg outp;
    reg [1:0] state;
    reg [1:0] next_state;
    parameter s1 =- '''b00; parameter s2 = 2'b01;
    parameter s3 = 2'b10; parameter s4 = 2'b11;
    initial state = 2'b00;
    always @(posedge clk or posedge reset)
    begin
        if (reset) state <= s1;
        else state <= next_state;
    end
    always @(state or x1)
    begin
        case (state)
            s1: if (x1==1'b1)
            next_state = s2;
            else
            next state = s3;
            s2: next_state = s4;
            s3: next_state = s4;
            s4: next_state = s1;
        endcase
    end
    always @(state)
    begin
        case (state)
            s1: outp = 1'b1;
            s2: outp = 1'b1;
            s3: outp = 1'b0;
            s4: outp = 1'b0;
        endcase
    end
endmodule
```


## Black Boxes

- A design may contain Electronic Data Interchange Format (EDIF) or NGC files generated by synthesis tools, schematic text editors, or any other design entry mechanism, which can be treated as black-boxes during synthesis
- These modules must be instantiated in the code in order to be connected to the rest of the design; but the netlist is propagated to the final top-level netlist without being processed by the synthesis tool.
- Synthesis tools such as XST enables one to attach specific constraints to these Black Box instances.
- One may also have a design block for which an RTL model exists; but the designer's own implementation of this block is in the form of an EDIF netlist and the RTL model is valid for simulation purposes only.


## Black-Box Coding Techniques

## Verilog

```
module v_my_block (in1, in2, dout);
    input in1, in2;
    output dout;
endmodule
module v_black_box_1 (DI_1, DI_2, DOUT);
    input DI_1, DI_2;
    output DOUT;
    v_my_block inst (
        .in1(DI_1),
        .in2(DI_2),
        .dout (DOUT)
        );
endmodule
```

Note: The concept of black-boxes is similar to the notion of precompiled static libraries in software languages, which are bypassed by the compiler and are linked to the rest of the code by the linker.

## VHDL

```
library ieee;
```

library ieee;
use ieee.std logic 1164.all;
use ieee.std logic 1164.all;
entity black_box_1 is
entity black_box_1 is
port(DI_1, DI_2 : in std_logic;
port(DI_1, DI_2 : in std_logic;
DOUT : \overline{out st\overline{d_logic);}}\mathbf{~}/\mp@code{l}
DOUT : \overline{out st\overline{d_logic);}}\mathbf{~}/\mp@code{l}
end black_box_1;
end black_box_1;
architecture \overline{rrchi of black_box_1 is}
architecture \overline{rrchi of black_box_1 is}
component my_block
component my_block
port (I1 : in std logic;
port (I1 : in std logic;
I2 : in std_logic;
I2 : in std_logic;
O : out std_logic);
O : out std_logic);
end component;
end component;
begin
begin
inst: my_block port map (I1=>DI_1,I2=>DI_2,O=>DOUT);
inst: my_block port map (I1=>DI_1,I2=>DI_2,O=>DOUT);
end archi;

```
end archi;
```

Question: Name a hardware analog for dynamic libraries in software languages

## Summary

- Synthesizable HDL coding styles were reviewed in this section.
- These guidelines are for practice and not memorization. In practice, as far as a designer is aware of describing a hardware and thinks logically and concurrently, one does not need to think of the realized hardware

ADVANCED FPGA CODING TECHNIQUES

## Toggling a Flag with Multiple Clocks

Standard D-type Flip-Flops do not support more than a single clonk. But in practice, there are cases where we need to change a flag using two independent clocks.
Example: handshaking mechanisms

```
module handshake (
    input flip,
    input flop,
    input reset,
    output flag
    );
    // initialize by flag = 0
    reg flag_flip = 1'b0;
    reg flag_flop = 1'b0;
    assign flag = flag_flip ^ flag_flop;
    always @(posedge flip or posedge reset) begin
    if(reset)
        flag_flip <= 0;
    else if(~flag)
        flag_flip <= ~flag_flip;
    end
    always @(posedge flop or posedge reset) begin
    if(reset)
        flag_flop <= 0;
    else if(\overline{flag)}
        flag_flop <= ~flag_flop;
    end
endmodule
```


## Clock Speed Reduction

Apart from DCMs, various methods exist for clock speed reduction, including:

```
reg clockhalf = 1'b0;
always @(posedge clock)
    clockhalf <= ~clockhalf;
always @(posedge clockhalf)begin
    //...
end
```

Gated-Clock; not recommended nor supported on most FPGA devices

```
reg flag = 1'b0;
always @(posedge clock)
    flag <= ~flag;
always @(posedge clock)
    if(flag) begin
        //...
    end
```

Standard method for clock halving using FF clock enable

```
parameter DIVIDE = 3'd6;
parameter DIVIDE_MINUS_ONE = MAX - 1'd1;
reg ce = 1'bo;
reg [2:0] counter = 3'd0;
always @(posedge clock)
    if(counter == DIVIDE_MINUS_ONE)begin
        counter <= 3'do;
        ce <= 1'bl;
    end
    else begin
        counter <= counter + 3'dl;
        ce <= 1'b0;
    end
always @(posedge clock)
    if(ce) begin
        //...
    end
```

Standard method for clock division using FF clock enable

## Mixed Clock-Edge Design

- It is possible to use both positive and negative clock edges in a single design; but it should be avoided as much as possible
- Using mixed clock-edges does not double the clock rate; but it rather reduces the time for combination logic result settlements
- Utilization of mixed clock-edges should be confined to phase compensation between two signals when setup or hold-times are not fulfilled using a single edge (commonly at FPGA I/O)
- Example:
setup time not fulfilled on posedge
setup time fulfilled on negedge



## Standard Resetting Mechanisms

- Although both synchronous and asynchronous reset mechanisms are supported in FPGA designs, it is highly recommended to use a unified resetting mechanism throughout the entire design.
- Synchronous resets with sufficient flip-flop synchronizer stages are preferred over asynchronous resets (due to lower probability of metastability)
- Even if the original reset command is asynchronous (e.g. using a push-button or software command), it is good practice to make an internal synchronous reset flag

```
always @(posedge clock or posedge reset)
    if(reset)begin // Asynchronous Reset
        // ...
    end
    else begin
        //...
    end
```

Supported asynchronous reset mechanism

```
always @(posedge clock)
    if(reset)begin // Synchronous Reset
        //...
    end
    else begin
        //...
    end
```

[^1]```
always @(posedge clock)begin // synchronizer Flip-Flops
    temp <= asynchreset;
    synchreset <= temp;
end
always @(posedge clock)
    if(synchreset)begin // Synchronous Reset
        //...
    end
    else begin
        //...
    end
```

Generating synchronous from asynchronous reset flag

## Increasing Fan-out by HW Replication

- The maximum fan-out of a logic circuit output is the maximum number of gate inputs it can drive without loading effects disturb its function (switching speed and voltage level)
- In contemporary FPGAs, Flip-Flop fan-outs are very high (several hundreds) and only the most frequently used signals (such as CLOCK, RESET, CE, ...) may face fan-out issues
- The fan-out of a logic circuit may be increased by user constraints or hardware replication in HDL

```
parameter DIVIDE = 3'd6;
```

parameter DIVIDE = 3'd6;
parameter DIVIDE_MINUS_ONE = MAX - 1'd1;
parameter DIVIDE_MINUS_ONE = MAX - 1'd1;
(* dont_touch = "true" *) reg ce1 = 1'b0;
(* dont_touch = "true" *) reg ce1 = 1'b0;
(* dont_touch = "true" *) reg ce2 = 1'b0;
(* dont_touch = "true" *) reg ce2 = 1'b0;
reg [2:0] counter = 3'd0;
reg [2:0] counter = 3'd0;
always @(posedge clock)
always @(posedge clock)
if(counter == DIVIDE_MINUS_ONE)begin
if(counter == DIVIDE_MINUS_ONE)begin
counter <= 3'd0;
counter <= 3'd0;
ce1 <= 1'b1;
ce1 <= 1'b1;
ce2 <= 1'b1;
ce2 <= 1'b1;
end
end
else begin
else begin
counter <= counter + 3'd1;
counter <= counter + 3'd1;
ce1 <= 1'b0;
ce1 <= 1'b0;
ce2 <= 1'b0;
ce2 <= 1'b0;
end
end
always @(posedge clock) if(ce1) begin
always @(posedge clock) if(ce1) begin
// First instance of usage
// First instance of usage
end
end
always @(posedge clock) if(ce2) begin
always @(posedge clock) if(ce2) begin
// Second instance of usage
// Second instance of usage
end

```
    end
```


## Debouncing

- In digital designs, bouncing (between 0 and 1) occurs during manual switch transitions
- The objective of debouncing is to avoid the mis-detection or multiple counting of events during switch transitions
- Debouncing can be implemented both in hardware (analog) and software (digital)

Reference: Arora, M. (2011). The art of hardware architecture: Design methods and techniques for digital circuits. Springer Science \& Business Media, Chapter 8

## Hardware Debouncing Techniques

- Various hardware debouncing mechanisms:



IC debouncer


## Software Debouncing Techniques

- Software debouncing mechanisms:

```
; Intrupt Service Routine Pseudo-Code
DR: PUSH PSW ; SAVE PROGRAM STATUS WORD
LOOP: CALL DELAY ; WAIT A FIXED TIME PERIOD
IN SWITCH ; READ SWITCH
CMP ACTIVE ; IS IT STILL ACTIVATED?
JT LOOP ; IF TRUE, JUMP BACK
CALL DELAY ;
POP PSW ; RESTORE PROGRAM STATUS
EI ; RE-ENABLE INTERRUPTS
10 RETI ; RETURN BACK TO MAIN PROGRAM
```

ISR assembly language debouncer pseudo-code

```
// Variable used to count:
unsigned char counter;
// Variable used as the minimum duration of a valid pulse:
unsigned char T_valid;
void main()(
    P1 = 255; // Initialize port I as input port
    T_valid = 100; /* Arbitrary number from 0 to 255 where
                                the pulse if validated */
    while(1){ // infinite loop
        if (counter < 255){ // prevent the counter to roll
            // back to 0
            counter++;
        }
        if (P1_0 == 1) {
            counter = 0; // reset the counter back to 0
        }
        if (counter > T_valid){
            // Code to be executed when a valid
            // pulse is detected.
        }
        // Rest of you program goes here.
    }
}
```

C language debouncer pseudo-code

## HDL Debouncing Techniques

```
module DeBounce(input clk, n_reset, button_in, output reg DB_out);
    // internal constant
    parameter N = 11;
    reg [N-1 : 0] q_reg; // timing regs
    reg [N-1 : 0] q_next;
    reg DPF1, DPP2; // input flip-flops
    wire q_add; // control flags
    wire q_reset;
    assign q_reset = (DFF1 ^ DFF2); // xor input FFs to look for level chage to reset counter
    assign q_add = ~(q_reg[N-1]); // add to counter when q_reg msb is equal to 0
    // combo counter to manage q_next
    always (f ( q_reset, q_add, q_reg)
        case( (q_reset, q_add))
        2'b00 : q_next <= q_reg;
        2'b01 : q_next <- q_reg + 1;
        default : q_next <- {N {1'b0} }
    endcase
    // Flip flop inputs and q_reg update
    always (d ( posedge clk )
        if(n_reset == 1'b0) begin
        DFP1<= 1'b0;
        DPP2 <= 1'b0;
        q_reg <- {N {1'b0} };
    end
    else begin
        DFF1 <= button_in;
        DFF2 <= DFF1;
        q_reg<= q_next
    end
    // counter control
    always & ( posedge clk )
        if(q_reg[N-1] =- 1'b1)
        DB_out <= DFF2;
    else
        DB_out <= DB_out;


\section*{OVERVIEW OF LOGIC SYNTHESIS METHODS*}
(Optional)

\section*{Synthesis CAD Tools}
- Electronic Design Automation (EDA) Vendors:
- Xilinx
- Synopsys
- Synplicity
- Cadence
- Altera
- Mentor Graphics
- ...

\section*{Xilinx XST Overview}


\section*{XST Detailed Design Flow}


Note 1: XST performs a resource sharing check. This usually leads to a reduction of the area as well as an increase in the clock frequency.

Note 2: Xilinx-Specific Netlist (NGC) = EDIF + Netlist Constraints File (NCF)

\section*{Logic Synthesis Approaches}
1. Technology Dependent

Uses device-dependent properties during synthesis
2. Technology Independent

The most common approach; but requires a second round of technology dependent synthesis

\section*{Logic Synthesis Detailed View}

Logical hardware units:
- Combinational Logic (Nodes)
- Sequential Logic (Registers)


Note: This is where the term Register Transfer Level (RTL) comes from

\section*{Node Synthesis}
- Two-level Logic Synthesis
- Deals with the synthesis of designs represented in two-level logic. The longest path from input to output, in term of number of gates crossed on the path, is two.
- Two-level logic is the natural and straightforward approach to implement a Boolean function, because each Boolean function can be represented as a sum of product terms.
- In the first level, the products are built using the AND primitives. The sums of the resulting products are built in the second level with the OR-primitives.
- Used for CPLD
- Multi-Level Logic Synthesis
- In the multi-level synthesis, functions are represented using a multi-level logic. Those are circuits in which the longest path from input to output goes through more than two gates.
- Used for FPGA

\section*{Node Representation}
1. Sum of Products (SOP) Form
2. Factored Form
\[
f=x \bar{y} z+\bar{x} y z+w x \bar{y}
\]
- a product is either a single literal or the product of two factored forms and a sum is either a single literal or the sum of two factored forms.
- Factored forms are representative of the logic complexity.

\section*{3. Binary Decision Diagram (BDD)}
\[
c[\bar{a}+b(d+e)]
\]
- Is a rooted directed acyclic graph used to represent a Boolean function. Two kinds of nodes exist in BDDs: variable and constant nodes.

\section*{Binary Decision Diagram (BDD)}

\section*{Example:}


BDD-representation of the function \(f=a b c+\bar{b} d+b \bar{c} d\)

\section*{Node Manipulation Operators}
- Decomposition
- Extraction
- Factoring
- Substitution
- Collapsing (elimination): reverse of substitution

\section*{LUT-based Technology Mapping (SecondLevel Synthesis)}

Depending on their optimization goals, these algorithms can be classified in three categories:
1. Area Minimization: Chortle-crf, MIS-fpga, Xmap, etc.
2. Delay Minimization: FlowMap, Chortle-d, DAG-map, MIS-pga-delay, etc.
3. Routability Maximization

\section*{PART III}

Advanced Topics in Digital Design and Implementation

\section*{NUMBER}

REPRESENTATION

\section*{Number Representation in PLD Systems}
- While number representation is fully standardized and rather automatically handled in multipurpose CPUs and GPUs (and is rarely a concern for the designer), it is an essential and time-taking part of most FPGA-based designs.
- In this section, we study:
- The most common number representation standards
- Fixed-point representation issues
- Statistical analysis of truncation and rounding errors during data acquisition (using analog-to-digital converters) and calculations

\section*{An Overview of Binary Number Representation}
- For many reasons radix-2 has remained the dominant number representation in digital hardware design:
- In early technologies: the difficulty of generating high-speed switching logic circuits with more than two distinct and distinguishable levels of voltages.
- In current technologies: besides the simplicity of radix-2, the huge body of literature, algorithms, codes, hardware (transistors, gates, etc.), and engineering experience and conventions, which already exist for radix-2 calculations makes it too expensive to migrate to higher radixes.

\section*{Binary Number Representation}

Number representation can be studied from various aspects, including:
- Numbers of Interest:
- Integers
- Reals
- Sign Representation:
- Unsigned
- Signed
- Fractional Number Representation:
- Fixed-point
- Floating-point

\section*{Accuracy of Finite Length Binary Number Representations}

Question: How accurate is it to represent numbers (integer or fractional) in radix-2 using finite number of bits?

Basis Representation Theorem: For a given base b, any integer \(x \in \mathbb{Z}\) can be uniquely represented as follows:
\[
x=a_{k} b^{k}+a_{k-1} b^{k-1}+\ldots+a_{1} b^{1}+a_{0}
\]
where \(a_{j} \in\{0,1, \ldots, b-1\}\) and \(a_{k} \neq 0\).
Dyadic Rationals Theorem: The dyadic rational set \(\mathbb{P}\) (numbers which can be represented as an integer divided by a power of 2), is dense in the set of real numbers \(\mathbb{R}\). This means that for any \(x \in \mathbb{R}\), there exists a \(y \in \mathbb{P}\) that is "as close as you like" to \(x\).

Conclusion: Real numbers can be approximated in radix-2 with finite number of bits, up to a desired level of precision.

\section*{Signed Binary Number Representation Standards}

The most popular signed binary number representation standards are:
- Sign-Magnitude
- One's-Complement
- Two's-Complement
- Straight Offset Binary (SOB)
- Binary Coded Decimal (BCD)
- Canonical Signed Digit (CSD)

\section*{Sign-Magnitude Representation}

The MSB is reserved for sign representation ( 0 for + and 1 for - ). The remaining bits are used to represent the absolute magnitude. With N bits, it can code from \(-\left(2^{\mathrm{N}-1}-1\right)\) to \(\left(2^{\mathrm{N}-1}-1\right)\).

Decimal equivalent: \(\mathrm{X}_{10}=(-1)^{\mathrm{b}} \mathrm{N}-\left[\mathrm{b}_{\mathrm{N}-2} 2^{\mathrm{N}-2}+\mathrm{b}_{\mathrm{N}-3} 2^{\mathrm{N}-3}+\ldots+\mathrm{b}_{1} 2+\mathrm{b}_{0}\right]\)
sign bit

sign bit


Advantage: Simple to generate and convert
Disadvantage: There are two zeros (+0 and -0); difficult to handle during arithmetic operations

\section*{One's Complement}

The MSB denotes the sign ( 0 for + and 1 for - ). With \(N\) bits, it can code from \(-\left(2^{N-1}-1\right)\) to \(\left(2^{N-1}-1\right)\). Each bit corresponds to a coefficient of a power of two in its decimal equivalent.

Decimal equivalent: \(\mathrm{X}_{10}=-\mathrm{b}_{\mathrm{N}-1}\left(2^{\mathrm{N}-1}-1\right)+\mathrm{b}_{\mathrm{N}-2} 2^{\mathrm{N}-2}+\mathrm{b}_{\mathrm{N}-3} 2^{\mathrm{N}-3}+\ldots+\mathrm{b}_{1} 2+\mathrm{b}_{0}\)
sign bit
sign bit

> all bits one


Advantage: Simple to generate and convert
Disadvantage: There are two zeros (+0 and -0); difficult to handle during arithmetic operations

\section*{Two's Complement}

The MSB denotes the sign ( 0 for + and 1 for - ). With \(N\) bits, it can code from \(-2^{N-1}\) to \(\left(2^{N-1}-1\right)\). Each bit corresponds to a coefficient of a power of two in its decimal equivalent.

\section*{doesn't fit into N bits}

Decimal equivalent: \(\mathrm{X}_{10}=-\mathrm{b}_{\mathrm{N}-1} 2^{\mathrm{N}-1}+\mathrm{b}_{\mathrm{N}-2} 2^{\mathrm{N}-2}+\mathrm{b}_{\mathrm{N}-3} 2^{\mathrm{N}-3}+\ldots+\mathrm{b}_{1} 2+\mathrm{b}_{0}\)
sign bit


Advantage: No repeated zeros; can code \(-2^{\mathrm{N}-1}\); no sign control needed during arithmetic operations, and several other advantages (is the most popular signed number representation format)
Disadvantage: Slightly more difficult to read the decimal equivalent from the binary form (for human).

\section*{One's Complement vs. Two's Complement}
- 2's complement is the most common binary representation used in computation machines.
- A major property of 2's complement is that the binary values are increased by one-by-one from the most negative \({ }^{\text {break }}\) to the most positive without a break (by discarding any carry values beyond the word length).
- The default implementation of arithmetic operations in Verilog (since Verilog 2001) is in this
 format.

\section*{Finding One and Two's Complements}

1's Complement: Flip all the bits (0 to 1 , and 1 to 0 )

\section*{2's Complement:}
- Method 1: Calculate the 1's complement, plus one
- Method 2: Subtract the number from \(2^{N}\) (this is where the name 2's complement comes from)
- Method 3: Starting from the LSB, preserve all the bits as they are, up to (and including) the right most 1 . Flip all the remaining bits up to the MSB

Note: The 2's complement of \(-2^{\mathrm{N}-1}\) can not be represented in N bits. Therefore, during calculations, it's 2's complement overflows and becomes equal to itself (just like the 2's complement of zero)! This phenomenon can be mathematically explained by the orbit-stabilizer theorem.

\section*{Properties of Two's Complement}
1. When fitting an \(N\) bit 2's complement number into \(M\) bits \((M>N)\), the number should be sign extended, i.e., the left most \(\mathrm{M}-\mathrm{N}\) bits should be filled with the MSB (sign bit) of the original number:
```

wire signed [7:0] w;
wire signed [11:0] x;
assign x = {{4{w[7]}, w};

```
2. In arithmetic right-shifts, the number should be filled by the sign bit from the left:
```

wire signed [7:0] w;
wire signed [7:0] xr = w >>> 3; // arithmetic shift-right (filled by signs from MSB)
wire signed [7:0] yr = w >> 3; // logic shift-right (filled by zeros from MSB)
wire signed [7:0] xl = w <<< 3; // arithmetic shift-left (filled by zeros from LSB)
wire signed [7:0] yl = w << 3; // logic shift-left (filled by zeros from LSB)

```

\section*{Properties of Two's Complement (continued)}
3. No additional circuits are required for handling the signs during addition or subtraction (except for overflow checking). In fact, 2's complement numbers can be treated as unsigned numbers during such arithmetic operations.
4. Overflow check: If two numbers with the same sign are added, overflow occurs if and only if the result has an opposite sign. Example:
```

0111 (carry)
0111 (7)

+ 0011 (3)
======
1 0 1 0 ~ ( - 6 ) ~ i n v a l i d ! ~

```

\section*{Properties of Two's Complement (continued)}
5. Two's Complement Intermediate Overflow Property: "In successive calculation using 2's complement arithmetic (allowing overflows instead of saturation), if it is guaranteed that the final result will fit in the assigned registers, then intermediate overflows are harmless and will not affect the final answer.
Example (IIR Filter): \(y_{n}=a . y_{n-1}+x_{n}\)

\section*{Refs:}
- Khan, S. A. (2011). Digital design of signal processing systems: a practical approach. John Wiley \& Sons., Section 3.5.7
- Smith, J. O. (2007). Introduction to digital filters: with audio applications (Vol. 2). Julius Smith., P. 201

Note: Very interesting property; but I haven't seen a rigorous statement or proof for it, yet. Please let me know, if you find a good reference.

\section*{Straight Offset Binary (SOB)}
- Offset Binary is a binary code in which the code represents analog values between positive and negative Full-Scale
- Using N bits, starts assigns all-zeros to \(-2^{\mathrm{N}-1}\) and increments one-by-one up to \(2^{\mathrm{N}-1}-1\).
- Conversion to 2's complement: Flip the MSB to convert from SOB to 2's complement and vice versa.
- Application: SOB is most common in Flash Analog-to-Digital Converters (ADC) and Digital-to-Analog Converters (DAC) that use ladder comparators.
\begin{tabular}{|c|c|c|}
\hline SOB & Decimal & \begin{tabular}{c} 
2's \\
Complement
\end{tabular} \\
\hline 1111 & 7 & 0111 \\
\hline 1110 & 6 & 0110 \\
\hline 1101 & 5 & 0101 \\
\hline 1100 & 4 & 0100 \\
\hline 1011 & 3 & 0011 \\
\hline 1010 & 2 & 0010 \\
\hline 1001 & 1 & 0001 \\
\hline 1000 & 0 & 0000 \\
\hline 0111 & -1 & 1111 \\
\hline 0110 & -2 & 1110 \\
\hline 0101 & -3 & 1101 \\
\hline 0100 & -4 & 1100 \\
\hline 0011 & -5 & 1011 \\
\hline 0010 & -6 & 1010 \\
\hline 0001 & -7 & 1001 \\
\hline 0000 & -8 & 1000 \\
\hline
\end{tabular}

\section*{Binary Coded Decimal (BCD)}
- A class of binary encodings of decimal numbers where each decimal digit is represented by a fixed number of bits (usually four or eight).
- Special bit patterns are used for a sign or for other indications
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Decimal digit} & \multicolumn{12}{|c|}{BCD Code} \\
\hline & 8 & 4 & 42 & 1 & & 2 & 2 & & 5 & 4 & & 1 \\
\hline 0 & 0 & 0 & 0 & 0 & & 0 & 0 & & 0 & 0 & 0 & 0 \\
\hline 1 & & 0 & 0 & & & 0 & 0 & & 0 & 0 & 0 & 1 \\
\hline 2 & 0 & 0 & 1 & & & 0 & 1 & & 0 & 0 & 1 & 0 \\
\hline 3 & 0 & 0 & 1 & & & 0 & 1 & & 0 & 0 & 1 & 1 \\
\hline 4 & 0 & 1 & 10 & & & 0 & 0 & & 0 & 1 & 0 & 0 \\
\hline 5 & 0 & 1 & 10 & 1 & & 0 & 1 & & & 0 & 0 & 1 \\
\hline 6 & 0 & 1 & 11 & 0 & & 1 & 0 & & & & & \\
\hline 7 & 0 & 1 & 1 & 1 & & 1 & 0 & & 1 & 0 & 1 & 0 \\
\hline 8 & & 0 & 0 & & & 1 & 1 & & & 0 & 1 & 1 \\
\hline 9 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & & 1 & 1 & 0 & 0 \\
\hline
\end{tabular} (e.g., error or overflow)
- Applications: whenever human interaction is needed; such as LCDs, 7-segments, etc.

Ref: https://en.wikipedia.org/wiki/Binary-coded_decimal


\section*{Canonical Signed Digit (CSD)}
- CCD is a three-symbol coding system in terms of powers of two.
- It uses a sequence of (+,0,-) to code numbers. For example, the integer 23 can be expanded as follows:
\[
23=+2^{5}-2^{3}-2^{0}
\]

In CCD, 23 is coded as (+0-00-), i.e.,
- Positive powers of two are denoted by +
- Negative powers of two are denoted by -
- Missing powers of two are denoted by 0
- CCD is popular in some digital signal processors (DSP)

Note: CCD is a non-unique number representation
Note: Statistically, the probability of a digit being zero in CCD can be shown to be close to \(66 \%\) (vs. \(50 \%\) in 2's complement encoding). This property leads to more efficient hardware implementations of add/subtract networks and multiplication by constants.

Further Reading: Khan, S. A. (2011). Digital design of signal processing systems: a practical approach. John Wiley \& Sons., Chapter 6

\section*{Fractional Number Representation}

\section*{The most common binary representations of fractional numbers are:}
- Floating-Point: Uses an exponential representation of a number; it is used in most CPUs and some DSP. In FPGA, floating point units (FPUs) are provided by some vendors as hard or soft IP
- Fixed-Point: Uses positive and negative powers of two expansion of a number with a fixed radix point; it is commonly used in fixed-point DSP and microcontrollers
- Mixed-Precision: Uses positive and negative powers of two expansion of a number with a different radix point (at each point of the computing system); it is commonly used in FPGA design

\section*{Floating-Point Number Representation}
- The basic idea of floating point (FP) representation is to approximate a real number in terms of a fixed number of significant digits (significands or mantissa) scaled by an exponent of a fixed base (e.g., 2, 10, 16, etc.).
- For example:
\[
\begin{gathered}
1.2345=12345 \times 10^{-4} \leftarrow \text { exponent } \\
\text { significand }
\end{gathered}
\]
- Apparently, not all real numbers can be represented in this format (using finite number of digits). However, FP provides an approximation with a fixed relative error throughout the real line (i.e., small errors for small numbers and larger errors for large numbers).

\section*{IEEE 754 Single-Precision Binary Floating-Point Format}
- According to IEEE 754 floating-point standard:

- The decimal equivalent is:
\[
X_{10}=(-1)^{S} \times 2^{e-B} \times\left(1+\sum_{i=1}^{M} b_{M-i} 2^{-i}\right)
\]
where:
- Total number of bits is 32 in single precision (binary32) and 64 in double precision (binary64)
- \(S\) is the sign bit ( \(\mathrm{b}_{31}\) in single precision and \(\mathrm{b}_{63}\) in double precision)
- \(e\) is the exponent ( 8 bits in single precision and 11 bits in double precision)
- \(B\) is a constant bias (equal to 127 in single precision and 1023 in double precision)
- \(M\) is the fractional length ( 23 bits in single precision and 52 bits in double precision)

\section*{Single-Precision Binary Floating-Point Examples}

Example 1: binary floating point to decimal
\(0 \times 3 E 200000=(00111110001000000000000000000000)_{2}\)


The decimal equivalent is \((-1)^{0} \times 2^{124-127} \times(1+0.25)=0.15625\)
Example 2: decimal to hex/binary floating point precision approximation for \(\pi\)

Scale the number in the form of \(\pm 2^{a} m\), where \(1 \leq|m|<2\) and \(a \in Z\), to find the exponent and mantissa
\(\pi(3.1415926535897932384626433832795 \ldots) \approx 3.1415927410125732421875\)

which is \(0 x 40490\) FDB \(=(01000000010010010000111111011011)_{2}\)

\section*{Floating-Point Arithmetic}

\section*{Addition/Subtraction:}
1. Make the smallest exponent equal to the biggest (by right-shifting the mantissa)
2. Add/subtract the mantissas (note that the smaller ones may vanish to 0 during the right-shifts)

\section*{Multiplication/Division:}
1. Add/subtract the exponents
2. Multiply/Divide the mantissas
3. Scale and round the results

\section*{Special Values:}

Floating-point representation has reserved codes for special values including: \(0^{+}, 0^{-}\), \(+\infty,-\infty\), and Not-a-Number (NaN) such as \(0 / 0,+\infty /-\infty, 0 \times \infty\)

Note: Due to the (implicit) leading 1 in front of the mantissa, zero needs to be defined as a special value (when all the bits of the exponent and mantissa are zero), which is different from epsilon ( \(\pm 2^{-127}\) )

\section*{Fixed-Point Number Representation}
- Fixed-point is basically the 2's complement representation with a fixed power-of-two scaling factor for changing the radix point to enable fractional number representations:
sign bit
fractional part
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\
\(\mathrm{~b}_{\mathrm{N}-1}\) & 1010
\end{tabular}
- The decimal equivalent is:
radix point
\[
X_{10}=2^{-M} \times\left(-b_{N-1} 2^{N-1}+\sum_{i=0}^{N-2} b_{i} 2^{i}\right)
\]
where:
- \(N\) is the total number of bits
- \(M\) is the fractional point

Note: In fixed-point systems the radix point location is assumed to be fixed throughout the entire system. That's where the name comes from.

\section*{Floating-Point vs. Fixed-Point}
1. For the same number of bits, they can (almost) code the same number of real numbers.
2. Fixed-point uses all possible codes for number representation, while floating point reserves a few codes for special values. Floating-point has a larger dynamic range (the ratio of the largest to smallest number that are represented)
3. In fixed-point, the range of its MIN and MAX over the real line is quantized to equally spaced numbers (therefore the approximation error is uniform from MIN to MAX); in floatingpoint, the spacing of numbers is non-uniform (groups of numbers with a fixed intra-gaps but different inter-gaps)
4. Fixed-point hardware architectures are simpler than floating-point architectures; floatingpoint architectures have additional circuitry for handing special values.


Inspired from: Izquierdo, Luis R. and Polhill, J. Gary (2006). 'Is Your Model Susceptible to Floating-Point Errors?'. Journal of Artificial Societies and Social Simulation 9(4)4
<http://jasss.soc.surrey.ac.uk/9/4/4.html>

\section*{The \(Q_{m . n}\) Fixed-Point Convention}
- In order to denote the total number of bits and the bits assigned to the integer and fractional parts of a fixed-point number, various conventions exist. For example,
- Texas Instruments' \(Q_{N}\) format (or \(Q_{1 . N}\) ) assumes 1 bit (the sign bit) as the integer part and N bits for the fractional part.
- Matlab's fixed-point toolbox takes the total number of bits and the fractional length to form an fi-object.

Throughout this course, we use the \(Q_{m . n}\) convention, where:
- \(m\) is the number of bits assigned to the integer part
- \(n\) is the number of bits assigned to the fractional part
- \(\mathrm{N}=\mathrm{m}+\mathrm{n}\) is the total number of bits (including the sign)
-The numbers are signed, therefore the MSB represents the sign

\section*{Fixed-Point Arithmetic}

\section*{Addition/Subtraction:}
1. Align the radix points
2. Zero pad the LSB of numbers with shorter fractional lengths
3. Sign extend the MSB of numbers with shorter integer lengths
4. Apply addition/subtraction

Multiplication/Division:
1. Apply multiplication/division as if they were integer valued (regardless of the radix point)
2. Find the appropriate radix point by adding/subtracting the radix points

Note: Bit-growth occurs during fixed-points arithmetic, which is handled by either:
1. increasing the number of bits,
2. truncation/rounding from the LSB or MSB (is discussed in details later), or
3. a combination of both 1 and 2

\section*{Bit-Growth in Fixed-Point Arithmetic}

In order to guarantee that no overflow occurs during arithmetic operations, the number of output bits should be longer than the arithmetic operands:
1. \(Q_{m_{1} \cdot n_{1}} \pm Q_{m_{2} \cdot n_{2}}=Q_{m . n}\)
where \(m=\max \left(m_{1}, m_{2}\right)+1\) and \(n=\max \left(n_{1}, n_{2}\right)\)
2. \(Q_{m_{1} \cdot n_{1}} \times Q_{m_{2} \cdot n_{2}}=Q_{m . n}\)
where \(m=m_{1}+m_{2}\) and \(n=n_{1}+n_{2}\)
Note: During multiplication, \(\mathrm{N}=\mathrm{N}_{1}+\mathrm{N}_{2}-1\) is generally enough. The only exception (requiring \(\mathrm{N}=\mathrm{N}_{1}+\mathrm{N}_{2}\) ) is for signed numbers when the two most negative numbers \(\left(-2^{N_{1}-1}\right.\) and \(\left.-2^{N_{2}-1}\right)\) are multiplied together, resulting in \(+2^{\left(N_{1}+N_{2}-2\right)}\), which overflows in \(\mathrm{N}=\mathrm{N}_{1}+\mathrm{N}_{2}-1\) bits and requires \(\mathrm{N}=\mathrm{N}_{1}+\mathrm{N}_{2}\). This single bit can be saved by either:
1. Making sure that the two operands are never equal to the most negative numbers (this is possible when one of the operands is a known constant)
2. Approximating \(2^{\left(N_{1}+N_{2}-2\right)}\) with \(2^{\left(N_{1}+N_{2}-2\right)}-1\) ! Yes, this approximation is OK in many systems.

\section*{Controlling Bit-Growth in Fixed-Point Systems}

It is impractical (and unnecessary) to increase the number of bits after successive arithmetic operations. Bit growth can be controlled by discarding either from the LSB or MSB of the arithmetic result.
- When to discard from the MSB?
- Only possible when the full-length is not utilized or the arithmetic operation (mathematically) guarantees that no bit growths occur \(\rightarrow\) results in no errors
- If the full-length is utilized \(\rightarrow\) causes large sign/amplitude errors
-When to discard from the LSB?
- The right most LSB zeros can be discarded without any errors
- Truncating/rounding non-zero LSB results in relatively small errors, depending on the number's magnitude
- A stochastic framework is required to analyze the average truncation/rounding error effect.
sign changing error


\section*{Truncation/Rounding Error Analysis}
- The truncation procedure can be modeled by an operator \(Q(\cdot)\) :
\[
y_{n}=Q\left(x_{n}\right)=x_{n}+e_{n}
\]
\(x\) : input sample (signal) \(\quad y\) : truncated/rounded result
e : truncation/rounding error n : sample index
- The impact of truncation error depends on both the original sample (signal) and the truncated values' amplitudes.
- In continuous data streams, the most common approach for studying the truncation error impact is to measure the ratio of the average data power to the average noise power, known as the signal-to-noise ratio (SNR):
\[
\mathrm{SNR}_{\mathrm{dB}}=10 \log _{10}\left(\frac{E\left\{x_{n}^{2}\right\}}{E\left\{e_{n}^{2}\right\}}\right)
\]
where \(E\{\cdot\}\) denotes averaging (or stochastic expectation) over all ensembles.
Note: The calculation of the SNR requires prior assumptions regarding the input stream and the truncation error distribution.

\section*{Truncation/Rounding Error SNR Calculation}

Suppose that we have an \(m\) bit signed integer sequence \(x_{n}\), for which we want to round the p LSB bits (to zero) and obtain \(y_{n}\). Assuming a uniform distribution for \(x_{n}\), the probability density functions (pdf) of \(x_{n}\) and the error sequence \(e_{n}\) are:
rounding instead
\(\operatorname{Pr}\left(\mathrm{e}_{\mathrm{n}}=\mathrm{e}\right)\)

\(\operatorname{Pr}\left(x_{n}=x\right)\)
 of truncation (+ and - error values)
truncation point preserved bits \(\left(y_{n}\right) \quad \mid\) discarded bits \(\left(e_{n}\right)\) \begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular} total bits \(\left(x_{n}\right)\)

\section*{Truncation/Rounding Error SNR Calculation (continued)}

Similar results hold for the mean and variance of \(x_{n}\). Therefore the SNR is:
\[
\mathrm{SNR}_{\mathrm{dB}}=10 \log _{10}\left(\frac{\sigma_{x}^{2}}{\sigma_{e}^{2}}\right)=10 \log _{10}\left(\frac{2^{2 m}-1}{2^{2 p}-1}\right)
\]
which for large \(p\) can be approximated as:
\[
\mathrm{SNR}_{\mathrm{dB}} \approx 10 \log _{10}\left(\frac{2^{2 m}}{2^{2 p}}\right)=20(\mathrm{~m}-\mathrm{p}) \log _{10} 2 \approx 6.02(m-p)
\]

Note: This is the 6dB per-bit rule of thumb: truncating each bit reduces the SNR for about \(6 d B\). We will find a similar rule later for ADC performance with different signal and noise distributions.

Exercise: Derive the above equations (mean and variance of error) analytically. Do the results change if the number is in the \(Q_{m . n}\) format?

\section*{Truncation vs. Rounding}
- While truncation simply discards the unnecessary bits, rounding approximates with the closest number.
- Rounding is commonly preferred over truncation, as it is less-biased (the very small bias is due to the representation of \(-2^{p-1}\) in \(2^{\prime} s\) complement).

rounding error probability


Example: round (3.7) \(=4 ;\) truncate (3.7) \(=3\);
- Truncation versus rounding in Verilog:
```

1 reg [11:0] a;
2 wire [9:0] a_round = a[11:2] + a[1];
3 wire [9:0] a_trunc = a[11:2];

```

\section*{Mixed-Precision Multiplication Examples}

Example 1: Multiplication by constant powers of two: no multiplication is required; only the radix point convention changes; no error increase


Example 2: Multiplication by constant non powers of two: multiplication is required; the radix point and register length may change; error might be added due to output truncation


3.25
\begin{tabular}{l|l|l|l|l|}
\hline 3.25 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}

\section*{Mixed-Precision Multiplication Examples}

Example 3: Multiplication by fractional non powers of two that can not be represented by sum of powers of two: Unavoidable representation error, even before multiplication


\section*{Mixed-Precision Multiplication Examples}

Rounding/truncating the coefficients in data/signal processing systems can change the nominal performance of the system. For example, in filter design:


Sample lowpass filter designed in Matlab FDATool in double precision floating-point (blue) and after quantization with 12-bit fixed-point (red)

\section*{Mixed-Precision in Digital Filters}

Example 4: Discrete-time convolution \(y_{n}=x_{n} * h_{n}=\sum_{m} h_{m} x_{n-m}\) : The maximum bit growth in the output is equal to the length of the filter coefficients L1-Norm:


IIR Filter
\[
\mathrm{G}=\left\lceil\log _{2}\left(\sum_{\mathrm{m}}\left|\mathrm{~h}_{\mathrm{m}}\right|\right)\right\rceil
\]
\[
\xrightarrow[\text { B bits }]{\substack{\mathrm{x}_{\mathrm{n}}} \underset{\text { (impulse response) }}{\mathrm{h}_{\mathrm{n}}} \xrightarrow[(\mathrm{~B}+\mathrm{G}) \text { bits }]{\mathrm{y}_{\mathrm{n}}}}
\]


FIR Filter

Note: From Signals \& Systems Theory we know that for a stable causal filter \(\sum_{m}\left|h_{m}\right|=\mathrm{B}<\infty\). Therefore "the output of a stable filter with a bounded input can always be stored in a register of finite length without overflow"

\section*{Further Notes on Fixed-Point and Mixed-Precision}
- Note 1: The radix point does not necessarily need to be within the range of the register length. Example: An 8 -bit register can be used to represent fixed-point numbers with a decimal point below the LSB or above the MSB. For example, the following are legitimate fixed-point numbers, even though the register length is only 8 bits:
implied but not stored with the number
\[
\begin{array}{|l|l|l|l|l|l|l|l}
\hline 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \\
\mathrm{x}=2^{+15} \cdot\left(2^{1}+2^{3}+2^{5}+2^{6}\right) \\
\hline 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 \\
\hline
\end{array}
\]
- Note 2: In practice, fixed or floating-point numbers can have an arbitrary and implicit scaling factor, which is known to the designer; but is not coded or stored with the number. These scaling factors are only incorporated when numbers are mapped to their corresponding physical values (voltage, temperature, current, etc.) for user visualization or analysis. Example: Uniform analog-to-digital convertors map their input voltage to the output code with a constant scaling factor, which is known by the designer; but does not affect internal FPGA calculations.

\section*{Coefficient Scaling and Rounding}
- In order to store real numbers in finite-length registers (fixed or floating-point), the numbers should be multiplied by appropriate scaling factors and rounded/truncated to fit in the registers.
Examples:

- When scaling a set of coefficients (time-series, filter coefficients, etc.) to fit in N bits, the optimal performance (with minimum quantization error) is obtained when the maximum/minimum scaled values are equal to the maximum/minimum possible numbers ( \(-2^{\mathrm{N}-1}\) and \(2^{\mathrm{N}-1}-1\) ).
- Therefore, the optimal scaling factor is not necessarily a power of two (e.g., see Matlab FDAtool's quantization and scaling options)

\section*{Bit-Growth in Digital Filter Implementation* (optional)}

In digital filter implementation, the \(\mathrm{L} 1-\) Norm bit growth \(\mathrm{G}=\left\lceil\log _{2}\left(\sum_{\mathrm{m}}\left|\mathrm{h}_{\mathrm{m}}\right|\right)\right\rceil\) is the worstcase (most pessimistic), which does not make any assumptions on the input signal. This formula can be relaxed (approximated) in some cases.
1. Instantaneously narrow-band signals: For signals having a dominant frequency peak at each time instant:
\[
\begin{gathered}
x_{n}=A \cos \left(\omega_{0} n+\theta\right) \rightarrow y_{n} \approx\left|H\left(e^{j \omega_{0}}\right)\right| A \cos \left(\omega_{0} n+\varphi_{\omega_{0}}\right) \\
\text { Bit Growth } G_{0}=\left\lceil\log _{2}\left(\max _{-\pi \leq \omega<\pi}\left|H\left(e^{j \omega}\right)\right|\right) \mid\right.
\end{gathered}
\]
2. Random input signals: Using Parseval's theorem, the output variance of a filter with a random input is related to its input variance as follows:
\[
\sigma_{y}^{2}=\sigma_{x}^{2} \sum_{m}\left|\mathrm{~h}_{\mathrm{m}}\right|^{2}
\]

Therefore, with the following bit-growth, the probability of overflow at a filter's output is (almost) equal to the probability of input overflow:
\[
\text { Bit Growth } \mathrm{G}_{1}=\left\lceil\log _{2}\left(\sqrt{\sum_{m}\left|\mathrm{~h}_{\mathrm{m}}\right|^{2}}\right)\right\rceil
\]

\section*{Bit-Growth in Digital Filter Implementation* (optional)}

Example: A first-order lowpass IIR filter: \(y_{n}=\alpha y_{n-1}+x_{n}(0<\alpha<1)\)
The impulse response is \(h_{n}=\alpha^{n} u[n]\)
Therefore \(\sum_{\mathrm{m}}\left|\mathrm{h}_{\mathrm{m}}\right|=\frac{1}{1-\alpha}\) and \(\sum_{\mathrm{m}}\left|\mathrm{h}_{\mathrm{m}}\right|^{2}=\frac{1}{1-\alpha^{2}}\)
Bit-growth analysis for \(\alpha=0.9\) :
\[
H\left(e^{j \omega}\right)=\frac{1}{1-\alpha e^{-j \omega}} \xrightarrow{\mathrm{y}_{\mathrm{n}}}
\]
- L1-Norm: \(\mathrm{G}=\left\lceil\log _{2}\left(\sum_{\mathrm{m}}\left|\mathrm{h}_{\mathrm{m}}\right|\right)\right\rceil=\left\lceil\log _{2}\left(\frac{1}{1-\alpha}\right)\right\rceil=\lceil 3.3219\rceil=4\)
- Narrow-band assumption: \(\mathrm{G}_{0}=\left\lceil\log _{2}\left(\frac{1}{|1-\alpha|}\right)\right\rceil=\lceil 3.3219\rceil=4\)
- Parseval's theorem for stochastic inputs: \(\mathrm{G}_{1}=\left[\log _{2}\left(\frac{1}{\sqrt{1-\alpha^{2}}}\right)\right]=\lceil 1.198\rceil=2\)

Result: In this example the L1-norm and narrow-band assumption, both demand 4 additional bits at the output \(\mathrm{y}_{\mathrm{n}}\); but according to the output variance criterion if we are fine with occasional overflows, adding only 2 bits is statistically OK.

\section*{ANALOG TO DIGITAL CONVERTORS AND DIGITAL TO ANALOG CONVERTORS}

\section*{Analog to Digital Convertor (ADC) vs. Digital to Analog Convertor (DAC)}

ADC and DAC are integral parts of most FPGA-based signal processing systems


\section*{The Nyquist Rate}
- The Nyquist sampling theorem defines the minimum number of samples acquired from a band-limited analog signal per unit time, in order to guarantee the reconstruction of the original signal from these samples. It requires: fs \(\geq 2 B\)

time-domain signal and its samples

band-limited signal in the frequency domain

Ref: https://en.wikipedia.org/wiki/Nyquist-Shannon sampling theorem Further Reading: Alan V. Oppenheim, Alan S. Willsky, and S. Hamid Nawab. Signals \& Systems (2nd Ed.). Prentice-Hall, Inc., 1996


After impulse train sampling with fs \(<2 B\); Nyquist rate violated


After impulse train sampling with fs > 2B; Nyquist rate fulfilled

reconstructed signal

\section*{ADC Encoding Curve}
- The mapping between the input voltage of an ADC and the output code can be described by an encoding curve.
- In a binary encoding ADC with \(B\) bits, the input voltage range \(\left[\mathrm{V}_{\text {min }}, \mathrm{V}_{\text {max }}\right]\) is divided into \(2^{B}\) segments and any input voltage within this range is approximated with one of the nearest voltages and represented by a code.
- The ADC encoding curve may be uniform or non-uniform.
- For example, the following are two uniform encoding curves, based on rounding (left) and truncation (right)


Question: How to quantify the performance of an ADC?

\section*{ADC Quantization Error Analysis}
- The effect of ADC quantization error can be analyzed with a method similar to SNR calculation due to rounding/truncation. The quantization procedure can be modeled by a quantization operator \(Q(\bullet)\) :
\[
y_{n}=Q\left(x_{n}\right)=x_{n}+e_{n}
\]
\(x_{n}\) : ADC input sample (after zero-order hold), \(\mathrm{y}_{\mathrm{n}}\) : quantized result, \(\mathrm{e}_{\mathrm{n}}\) : quantization error
- We again use the signal-to-noise ratio (SNR) as the performance measure:
\[
\mathrm{SNR}_{\mathrm{dB}}=10 \log _{10}\left(\frac{E\left\{x_{n}^{2}\right\}}{E\left\{e_{n}^{2}\right\}}\right)
\]
- This analysis requires some assumptions regarding the input signal and the quantization error probability density functions


\section*{ADC Quantization Error Analysis (coninued)}

Quantization model: \(y_{n}=Q\left(x_{n}\right)=x_{n}+e_{n}\)
Assumptions:
1. The signal \(x_{n}\) is a signed real value in \(\left[-X_{m}, X_{m}\right)\)
2. The quantizer is \(B\) bit and it divides \(\left[-X_{m}, X_{m}\right)\) into \(2^{B}\) equal segments of length \(\Delta=2 X_{m} / 2^{B}\)
3. The signal \(x_{n}\) and the quantization error \(e_{n}\) are statistically independent (we will study the counter assumption later)
4. The quantization error samples \(e_{n}\) are independent identically distributed (iid) with a uniform distribution between \(-\Delta / 2\) and \(\Delta / 2\)
Therefore: \(\quad \bar{e}=E\{e\}=\int_{-\infty}^{+\infty} e f_{e}(e) \mathrm{d} e=0\)

\[
\sigma_{e}^{2}=E\left\{(e-\bar{e})^{2}\right\}=\int_{-\infty}^{+\infty}(e-\bar{e})^{2} f_{e}(e) \mathrm{d} e=\frac{\Delta^{2}}{12}
\]

We have calculated the denominator of the SNR equation. In the sequel we consider three cases for the input signal: Sinusoidal (deterministic) signal, Gaussian distributed stochastic signal, Uniformly distributed stochastic signal


\section*{ADC Quantization SNR with Sinusoidal Input}
- Sinusoidal input signals are the standard measurement method for calculating ADC SNR.
- Assuming \(x_{n}=X_{m} \cos (\omega n)\), we have \(E\left\{x_{n}\right\}=0\) and \(E\left\{x_{n}^{2}\right\}=X_{m}{ }^{2} / 2\). Therefore:
\[
\mathrm{SNR}_{\mathrm{dB}}=10 \log _{10}\left(\frac{E\left\{x_{n}^{2}\right\}}{E\left\{e_{n}^{2}\right\}}\right)=10 \log _{10}\left(\frac{\frac{X_{m}^{2}}{2}}{\frac{\Delta^{2}}{12}}\right)=10 \log _{10}\left(\frac{\frac{X_{m}^{2}}{2}}{\frac{4 X_{m}^{2}}{12 \times 2^{2 B}}}\right)
\]
or
\[
\mathrm{SNR}_{\mathrm{dB}} \approx 6.02 \mathrm{~B}+1.76 \mathrm{~dB}
\]

Note: This is the well-known 6dB per-bit rule, which should be memorized as a rule of thumb by any hardware engineer!

\section*{ADC Quantization SNR with Uniformly Distributed Input}
- We next assume that the input signal is a stochastic random variable, uniformly distributed between \(-X_{m}\) and \(X_{m}: X_{n} \sim U\left(-X_{m}, X_{m}\right)\)
- Therefore we have \(\mathrm{E}\left\{\mathrm{X}_{n}\right\}=0\) and \(\mathrm{E}\left\{\mathrm{X}_{n}{ }^{2}\right\}=X_{m}{ }^{2} / 3\).

Therefore:
\[
\mathrm{SNR}_{\mathrm{dB}}=10 \log _{10}\left(\frac{E\left\{x_{n}^{2}\right\}}{E\left\{e_{n}^{2}\right\}}\right)=10 \log _{10}\left(\frac{\frac{X_{m}^{2}}{3}}{\frac{\Delta^{2}}{12}}\right)=10 \log _{10}\left(\frac{\frac{X_{m}^{2}}{3}}{\frac{4 X_{m}^{2}}{12 \times 2^{2 B}}}\right)
\]
or
\[
\mathrm{SNR}_{\mathrm{dB}} \approx 6.02 \mathrm{~B}
\]

Note: The 1.76 dB is no longer there, but we still see the 6 dB per-bit property.

\section*{ADC Quantization SNR with Gaussian Distributed Input}
- We finally assume that the input signal is a stochastic random variable, with a Gaussian distribution \(x_{n} \sim N\left(0, \sigma_{x}^{2}\right)\).
- The Gaussian distribution has infinite tails and overflow at the ADC input is unavoidable. However, the probability of overflow is reduced by controlling the input variance \(\sigma_{x}{ }^{2}\) relative to the ADC reference voltages \(-X_{m}\) and \(X_{m}\).
- Let's assume \(X_{m}=k \sigma_{x}\). According to the Gaussian curve, for \(k=1,2,3\), and 4 , the probability of ADC input overflow is \(31.73 \%, 4.55 \%, 0.26 \%\), and \(0.01 \%\), respectively.
- Assuming \(\mathrm{k}=4\), we have \(\mathrm{E}\left\{\mathrm{X}_{n}\right\}=0\) and \(\mathrm{E}\left\{\mathrm{X}_{n}{ }^{2}\right\}=\mathrm{X}_{\mathrm{m}}{ }^{2} / 16\). Therefore:
\(\mathrm{SNR}_{\mathrm{dB}}=10 \log _{10}\left(\frac{E\left\{x_{n}^{2}\right\}}{E\left\{e_{n}^{2}\right\}}\right)=10 \log _{10}\left(\frac{\frac{X_{m}^{2}}{16}}{\frac{\Delta^{2}}{12}}\right)=10 \log _{10}\left(\frac{\frac{X_{m}^{2}}{16}}{\frac{4 X_{m}^{2}}{12 \times 2^{2 B}}}\right)\)
or
\[
\mathrm{SNR}_{\mathrm{dB}} \approx 6.02 \mathrm{~B}-7.27 \mathrm{~dB}
\]

Note: We still see the 6 dB per-bit property.


Note: ADC ICs commonly have an out-of-range (OTR) pin for reporting input overflow per-sample

\section*{Non-ideal ADC}
- Practical ADC circuitry are never ideal and do not reach their nominal performance (SNR=6.02B +1.76 dB ).
- The standard approach to measure the true performance of an ADC is by giving it a sinusoidal input signal with an amplitude of 1 dB below full-scale (to avoid overflow) and measuring the real SNR and the effective number of bits (ENOB):

The effective number of bits; a real-value, always smaller than the nominal number of ADC bits (ENOB < B)

\section*{ENOB Examples}
- AD9246 14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-toDigital Converter:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter \({ }^{1}\)} & \multirow[b]{2}{*}{Temp} & \multicolumn{3}{|r|}{AD9246BCPZ-80} & \multicolumn{3}{|l|}{AD9246BCPZ-105} & \multicolumn{3}{|l|}{AD9246BCPZ-125} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multicolumn{12}{|l|}{SIGNAL-TO-NOISE-RATIO (SNR)} \\
\hline \(\mathrm{fiN}=70 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 71.9 & & & 71.9 & & & 71.7 & & dBc \\
\hline & Full & 70.8 & & & 69.5 & & & 69.5 & & & dBc \\
\hline \(\mathrm{fiN}_{\text {I }}=100 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 71.6 & & & 71.6 & & & 71.6 & & dBC \\
\hline \(\mathrm{fiN}_{\text {I }}=170 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 70.9 & & & 70.9 & & & 70.8 & & dBC \\
\hline \multicolumn{12}{|l|}{SIGNAL-TO-NOISE AND DISTORTION (SINAD)} \\
\hline \(\mathrm{fin}^{\mathrm{N}}=2.4 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 71.1 & & & 71.1 & & & 71.1 & & dBC \\
\hline \(\mathrm{fiN}_{\mathrm{i}}=70 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 71.5 & & & 70.8 & & & 70.6 & & dBc \\
\hline & Full & 70.4 & & & 68.5 & & & 68.5 & & & dBc \\
\hline \(\mathrm{fiN}^{\text {i }}=100 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 70.6 & & & 70.6 & & & 70.6 & & dBC \\
\hline \(\mathrm{fiN}_{\mathrm{IN}}=170 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 69.9 & & & 69.9 & & & 69.8 & & dBC \\
\hline \multicolumn{12}{|l|}{EFFECTIVE NUMBER OF BITS (ENOB)} \\
\hline \[
\mathrm{fin}_{\mathrm{IN}}=2.4 \mathrm{MHz}
\] & \(25^{\circ} \mathrm{C}\) & & & & & 11.7 & & & 11.7 & & Bits \\
\hline \(\mathrm{fiN}_{\mathrm{IN}}=70 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 11.6 & & & 11.6 & & & 11.6 & & Bits \\
\hline \(\mathrm{fiN}^{\text {l }}=100 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 11.6 & & & 11.6 & & & 11.6 & & Bits \\
\hline \(\mathrm{fin}^{\text {f }}=170 \mathrm{MHz}\) & \(25^{\circ} \mathrm{C}\) & & 11.5 & & & 11.5 & & & 11.5 & & Bits \\
\hline
\end{tabular}

\section*{Non-uniform ADC Encoding Curves}
- Intuitively, in ADC with non-uniformly distributed inputs, many bits are "wasted" for lowprobability samples (there are profound theoretical proofs behind this intuition). One could use the bits more efficiently by:
1. Using non-uniform ADC encoding curves: Divide \(-X_{m}\) and \(X_{m}\) into unequal segments (assign smaller segments to higher probabilities and larger segments to lower probability values). Example: A-law and \(\mu\)-law companding algorithms used in old 8 -bit PCM digital communication systems for better use of the dynamic range
2. Making the input sequence distribution uniform: A useful theorem from random variables:

If a random variable (RV) \(x\) with a probability density function (pdf) \(f_{x}(x)\) and cumulative distribution function (CDF) \(F_{X}(x)\) passes a nonlinear memoryless system with a characteristics \(u=F_{X}(x)\), the output \(u\) is uniformly distributed. Also, if a uniformly distributed \(R V\) is given to \(y=F_{X}{ }^{-1}(u)\), the output has a distribution \(f_{x}(\cdot)\).
Note: This property can be used to make arbitrary RVs from uniform distributions and vice versa in FPGA.

\section*{ADC SNR Improvement by Over-Sampling}
- Looking back at the quantization model \(y_{n}=Q\left(x_{n}\right)=x_{n}+e_{n}\), the quantization error samples \(e_{n}\) were assumed to be independent identically distributed (iid). Therefore, the quantization noise has a white spectrum and its total power \(\mathrm{E}\left\{\mathrm{e}_{\mathrm{n}}{ }^{2}\right\}\) is equally distributed over the entire Nyquist-band \(\left[0, \mathrm{f}_{\mathrm{s}}\right]\).
- If the signal is over-sampled beyond the Nyquist rate, the ADC SNR can be improved by lowpass filtering the ADC outputs (in the digital domain).
- In this case, we have: \(\mathrm{SNR}_{\mathrm{dB}} \approx 6.02 \mathrm{~B}+1.76 \mathrm{~dB}+10 \log _{10}(\mathrm{OSR})\), where OSR is the over-sampling ration \(\left(\mathrm{f}_{\mathrm{s}} / 2 \mathrm{~B}\right)\)


\section*{ADC SNR Improvement by Over-Sampling} (continued)
- Over-sampling rule of thumb: "Each factor of two above the Nyquist rate, is equivalent to 3dB of SNR improvement (after low-pass filtering)". Therefore, SNR improvement by OSR is expensive!
- Question: OSR = 4 improves the SNR for 6dB, equivalent to 1 bit of higher resolution. Does this mean that we can have a mono-bit ADC that is equivalent to a 12-bit ADC?! Answer: Yes (to some extent)!
```

% Signal simulation
N = 1000;
n = 0 : N-1;
fs = 100; % analog signal simulation
t = n/fs;
fl = 0.05; f2 = 0.65;
x = . 5* sin(2*pi*fl*t) + 0.3*sin(2*pi*f2*t) + le-4*randn(size(t));
%(The Nyquist rate is twice the maximum frequency)
% Amplitude quantization
B = 3; % number of quantization bits
y = double(fi (x, l, B));
% Signal recovery using over-sampling ratio (OSR)
OSR1 = 8;
OSR2 = 16;
OSR3 = 32;
yl_smoothed = filtfilt(ones(1, OSR1), OSR1, y);
y2_smoothed = filtfilt(ones(1, OSR2), OSR2, y);
y3_smoothed = filtfilt(ones(1, OSR3), OSR3, y);

```


\section*{Spurious-Free Dynamic Range (SFDR)}
- Looking back at the quantization model \(y_{n}=Q\left(x_{n}\right)=x_{n}+e_{n}\), the quantization error \(e_{n}\) was assumed to be independent from \(x_{n}\). However, this assumption is violated in low number of bits.

Spurs are notable components and spikes of noise within a signal's spectrum and above the noise floor, which do not correspond to the original signal; but are somehow correlated with it (they move in the spectrum as the sampling frequency changes or as the signal components move).

SFDR is the gap (in dB) between the original frequency component and the strongest spur


\section*{Spurious-Free Dynamic Range Improvement}

Spurs are very important in practice, as they are commonly mistaken with the original signal components.
Note: Spurs can also occur during FPGA arithmetic truncation/rounding How to improve the SFDR?
1. Increase the number of ADC (quantization) bits
2. Break the correlation between the signal and quantization (rounding/truncation) errors by adding dithers prior to quantization (rounding/truncation), e.g., by using highthermal noise resistors in ADC inputs
Dither is a noise (at the level of the signal's LSB) intentionally added to the signal before quantization to de-correlate the signal and quantization noise
previous example after dithering


Note: Dithering improves the SFDR at a cost of decreasing the SNR (increasing the noise floor) Note: Dithers can be generated in FPGA using linear-feedback shift registers (LFSR)

\section*{Further Reading on ADC and DAC* (Optional)}
- ADC internal technologies: ladder, flash, delta-sigma modulation
- Integral nonlinearity (INL)
- Clock jitter
- DAC technologies
- Contemporary FPGAs with built-in ADCs
- Quadrature ADC sampling techniques (for high speed)
- Mono-bit technologies
- ADC/DAC tradeoffs

Further reading: refer to the references on ADC/DAC in the course's references folder

\section*{WORD LENGTH SELECTION IN FPGA-BASED ARITHMETIC}

\section*{Background}
- Real-world applications require the representation of real-valued data in floating-point or fixed-point formats
- Real numbers can be approximated in these formats using the necessary number of bits and by proper scaling

Question 1: How many bits should be used for internal calculations? Answer: Considering that coefficient quantization and rounding/truncation introduce additional errors to the input data, the internal register lengths are selected to meet the minimum required SNR (selected by the designer)

Question 2: How to choose the minimum required SNR?
Answer: It is application-dependent

\section*{Word-Length Selection in FPGA Designs}
- The most common sources of noise in analog and digital electronics systems are
1. Thermal noise of electronic devices and elements
2. Quantization errors in digital systems, due to number representation in finite-length registers and rounding/truncation


Thermal noise model of a resistor processors, etc.) the conventional standard is to keep the fixed-point computational errors at the same level or below the input analog noise level

\section*{Input Word-Length Selection Procedure}

How to determine the input noise level and internal register lengths?
1. Thermal noise (noise figure) calculation of all analog elements, up to the digital units (beyond the scope of this course)
2. Calculating the ENOB of the ADC
3. Selecting the processing register lengths such that the internal FPGA quantization errors are below (or at the same level as) the above items
Note: For pure digital processing or when the input noise level is unknown for the digital designer, the noise level can be assumed to be half the input register LSB


\section*{Real System:}


\section*{Input Word-Length Selection Procedure (continued)}
- Note: As far as the FPGA designer is concerned, the input noise and the analog front-end noise can usually be lumped in the ADC quantization noise (as factors that reduce the input ENOB)
- For example, with a 16-bit ADC, the 3 LSB may fluctuate due to the different noise factors (input noise, device thermal noise, ADC quantization error)


\footnotetext{
Image adapted from: http://www.azcom.it/index.php/services/ff-design/analog-front-end-afe/
}

\section*{Intermediate Word-Length Selection in FPGA Designs}

Intermediate calculation word-length selection follows similar rules: "try to preserve the signal-to-noise ratio during calculations, as much as possible"

Example:
Q1.15 with
ENOB \(=13.5\) bits

Q1.15
rounded/truncated
Q1.17 scaled cosine/sine

50-tap FIR lowpass filter with
Q3.21 scaled coefficients

Q3.12 rounded/truncated;
SNR possibly improved by the filtering stage

16 -bit ADC with \(\pm 1 \mathrm{~V}\) reference voltage and possible over-sampling

> Q1.15 rounded/truncated

Note 1: The internal register lengths are selected according to the input noise level and ENOB, not the ADC number of bits Note 2: The SNR can be increased due to the processing gain. For example, remember the SNR improvement due to oversampling noted in the previous section

ARBITRARY WAVEFORM GENERATION

\section*{Waveform Generation}

The calculation/generation of arbitrary functions/waveforms of the form \(y=f(x)\) is required in many computational and signal processing applications. We study several methods for this purpose:
- Arbitrary functions:
- Direct Implementations (functional calculation)
- Lookup-Tables \& Interpolated Lookup-Tables
- Special functions:
- CORDIC machines
- Periodic functions:
- NCO and Periodic Waveform Generators
- Recursive Oscillators
- Random signal:
- LFSR

\section*{Direct Function Implementation}

Depending on the function form, \(y=f(u)\) can be implemented using its direct mathematical form or truncated Taylor expansion:
Example 1: \(y=f(u)=a \cdot u^{2}+b \cdot u+c=u \cdot(a \cdot u+b)+c\)
Requires two multipliers and two adders


Example 2: \(y=f(u) \approx f(a)+f^{\prime}(a) \cdot(u-a)\)
Requires a multiplier and two adders for a first-order approximation
Note 1: The implementation of the direct form of a function on FPGA is simplified when the expansion coefficients are constants or powers of 2.
Note 2: The approximated Taylor expansion is only accurate for smooth functions

\section*{Functional Implementation by Lookup Tables (LUT)}
- In order to implement \(y=f(x)\) over a finite domain, one may pre-calculate and store the values of \(y\) over the entire domain of \(x\) in a memory. The values of \(x\) can next be used as the address bus of the memory during runtime.
- LUT-based implementation of functions is applicable for arbitrary functions (not necessarily smooth); but requires a lot of memory when \(x\) has many bits.
- The accuracy of this method depends on the function form, and the number of bits assigned to \(\times(\mathrm{N})\) and \(\mathrm{y}(\mathrm{M})\)



\section*{Functional Implementation by Interpolated LUT}
- For smooth functions, LUTbased methods can be made more memory-efficient, if they are combined with interpolation (linear, quadratic, spline, etc.)
- For example, in linear interpolation, we interpolate between successive values of the LUT with appropriate weights:

\[
y \approx \frac{\left(x-x_{1}\right) y_{2}+\left(x_{2}-x\right) y_{1}}{\left(x_{2}-x_{1}\right)}=y_{1}+\frac{\left(x-x_{1}\right)}{\left(x_{2}-x_{1}\right)}\left(y_{2}-y_{1}\right)
\]

\section*{Interpolated LUT Implementation}
- Linear interpolated LUTs can be implemented very efficiently using a single or dual-port LUT and minor computations.
- Idea: Suppose that \(x\) has \(N\) bits, which means that an LUT of length \(2^{N}\) is required for its complete implementation. However, if one uses the \(P\) MBS bits of \(x(P<N)\) for addressing a \(2^{P}\) points LUT, the N-P LSB bits of \(x\) could be used for linear interpolating between two successive samples of the P-point LUT.

- Therefore, we can write \(y_{1}=f\left(x_{\mathrm{MSB}}\right), y_{2}=f\left(x_{\mathrm{MSB}}+1\right)\) and calculate the first-order interpolation as follows:
\[
y=y_{1}+\frac{\left(x-x_{1}\right)}{\left(x_{2}-x_{1}\right)}\left(y_{2}-y_{1}\right)=y_{1}+\frac{x_{\mathrm{LSB}} \times\left(y_{2}-y_{1}\right)}{2^{N-P}}
\]

\section*{Interpolated LUT Implementation Diagram}

The overall block-diagram of an interpolated LUT of length \(N\) using a two-port LUT of length \(P\) for pipelined FPGA-based implementation is as follows:
seen as an N -bit LUT from outside



Note: Similar ideas can be implemented using quadratic and spline interpolations. See the following reference for further ideas and general LUT-based methods: Behrooz, P. (2000). Computer arithmetic: Algorithms and hardware designs. Oxford University Press, Chapter 24

\section*{Periodic Signal Generators}

An efficient method for generating periodic signals is to combine an LUT with a numerically controlled oscillator (NCO)


Example: In order to generate a sinusoidal signal with frequency \(\mathrm{f}_{0}\) in a sampling rate \(\mathrm{f}_{\mathrm{s}}\), using an LUT of length N , the NCO increment can be found as follows:
\[
\text { inc }=\frac{\mathrm{Nf}_{0}}{\mathrm{f}_{\mathrm{s}}}
\]

Note: As a sinusoidal signal, inc should be smaller than \(\mathrm{N} / 2\) to fulfill the Nyquist sampling rate.

\section*{Notes on Periodic Signal Generators}
1. Sine and Cosines can be produced using a single two-port LUT with \(1 / 4\) of initial address offset between the two ports.

2. Sine/cosine generation is precise (with no phase errors), if the desired frequency ( \(\mathrm{f}_{0}\) ), sampling frequency (fs), LUT length ( N ) and LUT address increment (inc) satisfy:
\[
\frac{\mathrm{f}_{0}}{\mathrm{f}_{\mathrm{s}}}=\frac{\mathrm{inc}}{\mathrm{~N}}
\]

\section*{Sine Wave Generator Examples}
- Example 1: We want to generate a sine wave with frequency \(f_{0}=10.7 \mathrm{MHz}\) at a sampling rate of \(f_{s}=38.4 \mathrm{MHz}\). Noting that \(10.7 \mathrm{MHz} / 38.4 \mathrm{MHz}=107 / 384\), we can have a 384 -point LUT with inc=107.
- Example 2: We want to generate a sine wave with frequency \(\mathrm{f}_{0}=10.7 \mathrm{MHz}\) at a sampling rate of \(\mathrm{f}_{\mathrm{s}}=42.8 \mathrm{MHz}\). Noting that \(10.7 \mathrm{MHz} / 42.8 \mathrm{MHz}=1 / 4\), we can have a \(4-\) point LUT, which is basically a 4 -state selector that circulates between \(0,+1,0\), and -1 (no LUT needed).
- Example 3: We want to make a direct digital synthesizer (DDS) for generating sine waves at a sampling frequency of \(f_{s}=100 \mathrm{MHz}\). The DDS should be able to synthesize frequency from DC to 50 MHz (Nyquist rate), with frequency steps of \(\Delta f=100 \mathrm{kHz}\). A LUT of length \(N=1000\) is required.

\section*{CORDIC Machines}
- The direct implementation of arbitrary functions requires considerable logic resources and LUT-based methods require considerable memory.
- Classes of mathematical functions can be generated with a combination of small-size LUTs and set of shifts and adds/subtracts.
- The Coordinate Rotation Digital Computer (CORDIC) is one such method
- The CORDIC machine was invented in 1956 by Jack E. Volder to be used in B58 bomber's navigation system for accurate real-time digital calculations

\section*{Volder's CORDIC Algorithm}

Volder's original algorithm is a set of recursive multiplier-free equations:
\[
\left\{\begin{array}{l}
x_{n+1}=x_{n}-d_{n} y_{n} 2^{-n} \\
y_{n+1}=y_{n}+d_{n} x_{n} 2^{-n} \\
z_{n+1}=z_{n}-d_{n} \arctan 2^{-n}
\end{array}\right.
\]
where
- \(\arctan 2^{-n}\) are pre-calculated and stored in a LUT
- \(d_{n}=\operatorname{sign}\left(z_{n}\right)\left(+1\right.\) if \(z_{n} \geq 0\) and -1 if \(\left.z_{n}<0\right)\)

If \(\left|z_{n}\right|<\theta_{\max }=\sum_{n=0}^{\infty} \arctan 2^{-n}=1.7432866 \ldots\), it can be shown that:
\[
\lim _{n \rightarrow \infty}\left(\begin{array}{l}
x_{n} \\
y_{n} \\
z_{n}
\end{array}\right)=K \times\left(\begin{array}{c}
x_{0} \cos z_{0}-y_{0} \sin z_{0} \\
x_{0} \sin z_{0}+y_{0} \cos z_{0} \\
0
\end{array}\right)
\]
where \(K=\prod_{n=0}^{\infty} \sqrt{1+2^{-2 n}}=1.6467603 \ldots\)

\section*{CORDIC Machine Principles}
- The non-restoring decomposition of an arbitrary angle:
\[
\theta=\sum_{k=0}^{\infty} d_{k} w_{k}, d_{k}= \pm 1, w_{k}=\tan ^{-1}\left(2^{-k}\right)
\]

The nonrestoring algorithm:
The following algorithm converges to \(\theta\) :
\[
\begin{gathered}
t_{0}=0 \\
t_{n+1}=t_{n}+d_{n} w_{n} \\
d_{n}=\left\{\begin{array}{c}
1 \text { if } t_{n} \leq \theta \\
-1 \text { otherwise }
\end{array}\right.
\end{gathered}
\]

Or in the reverse direction:
\[
\begin{gathered}
t_{0}=\theta \\
t_{n+1}=t_{n}-d_{n} w_{n} \\
d_{n}=\left\{\begin{array}{c}
1 \text { if } t_{n} \geq 0 \\
-1
\end{array}\right. \text { otherwise }
\end{gathered}
\]


\section*{The CORDIC Algorithm in Circular Rotation Mode}
- According to the restoring algorithm, for an arbitrary angle \(\theta\), successive rotations can be used to rotate from zero to \(\theta\) (or from \(\theta\) to 0 ):
\[
\binom{x_{n+1}}{y_{n+1}}=\left(\begin{array}{cc}
\cos \left(d_{n} w_{n}\right) & -\sin \left(d_{n} w_{n}\right) \\
\sin \left(d_{n} w_{n}\right) & \cos \left(d_{n} w_{n}\right)
\end{array}\right)\binom{x_{n}}{y_{n}}
\]
or
\[
\binom{x_{n+1}}{y_{n+1}}=\cos \left(w_{n}\right)\left(\begin{array}{cc}
1 & -d_{n} 2^{-n} \\
d_{n} 2^{-n} & 1
\end{array}\right)\binom{x_{n}}{y_{n}}
\]
- The term \(\cos \left(w_{n}\right)=1 / \sqrt{1+2^{-2 n}}\) is the only required multiplication, which can be omitted, as it does not alter the rotation angles and only changes the vector magnitudes.
- Alternatively, depending on the number of iterations \(P, \mathrm{~A}=1 / \prod_{n=0}^{P} \sqrt{1+2^{-2 n}}\) can be compensated as a constant multiplier.

\section*{Alternative Forms of the CORDIC Algorithm}
- Alternative modes of the CORDIC algorithm include:
\begin{tabular}{|c|c|c|c|c|}
\hline Type & \(m\) & \(w_{k}\) & \begin{tabular}{l}
\[
d_{n}=\operatorname{sign} z_{n}
\] \\
(Rotation Mode)
\end{tabular} & \begin{tabular}{l}
\[
d_{n}=-\operatorname{sign} y_{n}
\] \\
(Vectoring Mode)
\end{tabular} \\
\hline circular & 1 & \(\arctan 2^{-k}\) & \[
\begin{aligned}
& x_{n} \rightarrow K\left(x_{0} \cos z_{0}-y_{0} \sin z_{0}\right) \\
& y_{n} \rightarrow K\left(y_{0} \cos z_{0}+x_{0} \sin z_{0}\right) \\
& z_{n} \rightarrow 0
\end{aligned}
\] & \[
\begin{aligned}
& x_{n} \rightarrow K \sqrt{x_{0}^{2}+y_{0}^{2}} \\
& y_{n} \rightarrow 0 \\
& z_{n} \rightarrow z_{0}+\arctan \frac{y_{0}}{x_{0}}
\end{aligned}
\] \\
\hline linear & 0 & \(2^{-k}\) & \[
\begin{aligned}
& x_{n} \rightarrow x_{0} \\
& y_{n} \rightarrow y_{0}+x_{0} z_{0} \\
& z_{n} \rightarrow 0
\end{aligned}
\] & \[
\begin{aligned}
& x_{n} \rightarrow x_{0} \\
& y_{n} \rightarrow 0 \\
& z_{n} \rightarrow z_{0}+\frac{y_{0}}{x_{0}}
\end{aligned}
\] \\
\hline hyperbolic & -1 & \(\tanh ^{-1} 2^{-k}\) & \[
\begin{aligned}
& x_{n} \rightarrow K^{\prime}\left(x_{1} \cosh z_{1}+y_{1} \sinh z_{1}\right) \\
& y_{n} \rightarrow K^{\prime}\left(y_{1} \cosh z_{1}+x_{1} \sinh z_{1}\right) \\
& z_{n} \rightarrow 0
\end{aligned}
\] & \[
\begin{aligned}
& x_{n} \rightarrow K^{\prime} \sqrt{x_{1}^{2}-y_{1}^{2}} \\
& y_{n} \rightarrow 0 \\
& z_{n} \rightarrow z_{1}+\tanh ^{-1} \frac{y_{1}}{x_{1}}
\end{aligned}
\] \\
\hline
\end{tabular}
\[
\begin{aligned}
& \left\{\begin{array}{l}
x_{n+1}=x_{n}-m d_{n} y_{n} 2^{-\sigma(n)} \\
y_{n+1}=y_{n}+d_{n} x_{n} 2^{-\sigma(n)} \\
z_{n+1}=z_{n}-d_{n} w_{\sigma(n)}, \\
\hline \text { Hyperbolic }(m=-1)
\end{array}\right. \\
& \hline \text { Circular }(m=1) \\
& \begin{array}{c}
\sigma(n)=n \\
\text { Linear }(m=0) \\
\begin{array}{c}
\sigma(n)=n-k \\
\text { integer such that } \\
3^{k+1}+2 k-1 \leq 2 n
\end{array} \\
\hline
\end{array}
\end{aligned}
\]

Note: The implementation of CORDIC on FPGA requires attention in word length selection and number representation

Reference and further reading: Muller, Jean-Michel. Elementary functions. Birkhäuser Boston, 2006. Chapter 7

\section*{CORDIC Implementation on FPGA}
- Before implementation, the CORDIC parameters need to be set:
1. Choose the CORDIC mode
2. Set the input and output lengths and \(Q_{m . n}\) data format
3. Find the required number of CORDIC iterations by simulation, such that the calculation error is smaller than the LSB of the selected word lengths
4. Implement the CORDIC machine using pipelining or resource sharing (or a combination of both)

\section*{CORDIC Implementation on FPGA (continued)}
- Pipelined:

Stage \#0
PARAMS



Common Clock


\section*{Periodic Sequence Generation using Feedback Shift Registers}
- Consider a chain of \(N\) registers with a common clock and arbitrary initial values (known as the seed) connected in feedback:

- The generated sequence is apparently periodic with (maximum) period N samples ( \(\mathrm{N} / \mathrm{f}_{\mathrm{s}}\) seconds)
- In FPGA, this feedback mechanism can be used to generate special periodic sequences at a very low cost (using shift registers)
- Next, suppose that the feedback bit is a Boolean function of the intermediate bits:
\[
\left\{\begin{aligned}
x_{0}[n] & =f\left(x_{0}[n-1], x_{1}[n-1], \ldots, x_{N-1}[n-1]\right) \\
x_{1}[n] & =x_{0}[n-1] \\
& \ldots \\
x_{N-1}[n] & =x_{N-2}[n-1]
\end{aligned}\right.
\]

\section*{Periodic Sequence Generation using Feedback Shift Registers (continued)}

\section*{Examples:}


A 16-bit Fibonacci LFSR


A 16-bit Galois LFSR

\section*{Pseudo Random Number Generation using LFSR}
- Linear-feedback shift register (LFSR) is a shift register whose input bit is a linear function (e.g. XOR, XNOR, etc.) of its previous state
- The initial value of the LFSR is called the seed
- LFSRs are deterministic FSM, as the output stream is completely determined by its initial state and the linear function
- Since the register has a finite number of states, LFSR has a periodic cycle. However, an LFSR with a well-chosen feedback function can produce a sequence of bits that are pseudorandom (have a very long period).
- An N-bit LFSR is called maximum-length, if it cycles over all \(2^{N}\) possible states except 0 (from which it would not exit from)

\section*{Pseudo Random Number Generation using LFSR (continued)}
- In a maximum-length LFSR The length of LFSR can be selected such that even at the highest available flip-flop clocking speeds, the periodicity in not observed in centuries!
- Example: A maximum-length LFSR of length 64 clocked at 1GHz, takes (264-1)/1GHz \(\approx 585\) years to repeat itself!
- Moreover, with an appropriate choice of the LFSR length and the feedback function (also known as the LFSR polynomial), the generated sequence resembles a fully stochastic sequence, which passes all the statistical tests of stochastic white noise.
- In this case, the periodic sequence may only be repeated by having the initial seed.
- LFSR have profound mathematical bases with numerous applications in coding, security, numeric computation, etc.

\section*{Other Applications of LFSR}
1. Counters: LFSR can be used as extremely efficient counters (only requiring shift-registers and a few XOR), when the counting order is not important. For example for FSM encoding and micro-codes
2. Cyclic Redundancy Check (CRC): LFSR can be used to generate CRC for error detection and correction
3. Data Encryption/Decryption: LFSRs can be used for encryption of data transmitted over public channels


\section*{Other Applications of LFSR (continued)}
4. Scramblers: Scramblers are used in many communication and storage protocols to randomize the transmitted data in order to remove long sequences of logic zeros and ones.


\section*{Pseudo Random Numbers with Arbitrary Distributions}

\section*{As noted before:}

If a random variable ( \(R \mathrm{~V}\) ) \(x\) with a probability density function (pdf) \(f_{x}(x)\) and cumulative distribution function (CDF) \(F_{X}(x)\) passes a nonlinear memoryless system with a characteristics \(u=F_{X}(x)\), the output \(u\) is uniformly distributed. Also, if a uniformly distributed RV \(u\) is given to \(y=F_{X}^{-1}(u)\), the output has a distribution \(f_{x}(\cdot)\).

Random or pseudo-random uniformly distributed variable

\section*{Pseudo Random Signals with Arbitrary Spectral Color*(optional)}

Alternative methods for generating signal/noise with arbitrary spectra include:
- Frequency modulation using fast frequency sweeps (e.g. using a Chirp signal)
- Bandpass filtering pseudo-random white noise
- Superposition of synthetic signals and noise

\section*{PIPELINING \& DESIGN TIMING IMPROVEMENT TECHNIQUES}

\section*{Background}
- The notion of pipelining was introduced before, as a means of improving the design timing, to achieve the design constraints (clock speed)
- Different techniques for pipelining and timing improvement in FPGA systems are presented in this section, including:
- Retiming
- Re-pipelining
- Cut-set retiming
- C-slow retiming
- Pipelining in feedback systems

\section*{References:}
- Hauck, Scott, and Andre DeHon. Reconfigurable computing: the theory and practice of FPGA-based computation. Vol. 1. Elsevier, 2010, Chapter 18
- Khan, Shoab Ahmed. Digital design of signal processing systems: a practical approach. John Wiley \& Sons, 2011, Chapter 7

\section*{Retiming}
- Retiming consists of reducing the critical path (increasing the clock speed) by moving the pipeline registers to an "optimal position".
Example: In the following, each circle denotes combination logic, with the number representing the combinational latency


Before retiming


After retiming
- The objective of retiming is to automate this procedure in a systematic manner with concise algorithms, which 1) guarantee that the circuit's I/O transfer function is not changed and 2) can be implemented in CAD tools (for instance during the synthesis or technology mapping stages)
- Limitation: Retiming cannot improve the design clock speed beyond the optimal register placement

\section*{Retiming (continued)}
- For systematic retiming, a digital circuit is converted to a data flow graph (DFG). Next, by using graph theory based theorems, the registers are systematically moved across the computational nodes (combinational logic), without changing the input/output transfer function of the original DFG.

Delay Transfer Theorem: "without affecting the transfer function of the system, registers can be transferred from each incoming edge of a node of a DFG, to all outgoing edges of the same node or vice versa" [Khan, 2011, p. 304].


\section*{Retiming (continued)}
- Retiming can also be used to merge excess registers to reduce the area utilization.

\section*{Example:}


\section*{Shannon Decomposition Retiming}
- The Shannon decomposition can be used to improve the timing of Boolean functions. Accordingly:
\[
f\left(a_{0}, a_{1}, \ldots a_{N-1}\right)=\bar{a}_{0} \cdot f\left(0, a_{1}, \ldots a_{N-1}\right)+a_{0} \cdot f\left(1, a_{1}, \ldots a_{N-1}\right)
\]

Example:


Note: The Shannon decomposition is specifically useful for FPGA-based designs, which are implemented on fixed-input LUTs

\section*{Peripheral Retiming}
- In this technique: 1) all the internal registers are shifted to the input or output of the design; 2) the combinational logic is simplified; finally 3) the registers are pushed to their optimal position by conventional retiming.
Example:


\section*{Re-pipelining}
- In feed-forward designs, re-pipelining adds additional registers at the input or output and then moves these registers across the design (by retiming) to obtain the best performance.
- The cost of re-pipelining is the additional number of registers added to the pipeline which adds a constant clock latency between the input and output; but the other properties of the design are preserved.


\section*{Cut-set Retiming}
- More generally, cut-set retiming permits the addition of arbitrary number of registers in a forward path, or moving registers from the input to the output (or vise versa) of a cut-set, while preserving the I/O transfer function.
- Reminder: In Graph theory, a cut is a virtual partitioning of the edges of a graph into two disjoint subsets, known as cut-sets.

adding registers in feed-forward cut-sets


\section*{Cut-set Retiming (continued)}

\section*{Example 1: FIR filter retiming}


Two possible cut-sets


Re-pipelining across feed-forward cut-set 2

\section*{Cut-set Retiming (continued)}

Example 2: FIR filter retiming, second approach: multiple cut-set retiming



Three cut-sets with feedback paths


After cut-set retiming

\section*{Cut-set Retiming (continued)}

Example 3: 4-bit ripple carry adder (RCA) retiming


\section*{Cut-set Retiming (continued)}

Example 4: 4-bit ripple carry adder (RCA) retiming; second approach


\section*{Cut-set Retiming (continued)}

Example 5: Second-order IIR filter


\section*{Cut-set Retiming (continued)}
- Cut-set retiming does not always result in an improved timing.
- Example: In a first-order IIR filter, the critical path is not changed by cut-set retiming of the feedback loop.


\section*{C-Slow Retiming}
- C-slow retiming consists of replicating all the registers of a synchronous design C times, followed by moving the registers (conventional retiming), or by splitting the circuit into \(C\) distinct parallel paths which multiplex and switch between the input data and results.


Note: The design interleaves between two computations (2-slow): on the first clock cycle, it accepts the first input for the first data stream; on the second clock cycle, it accepts the first input for the second stream, and on the third it accepts the second input for the first stream. Due to the interleaved nature of the design, the two streams of execution will never interfere (on odd clock cycles, the first stream of execution accepts input; on even clock cycles, the second stream accepts input).

\section*{C-Slow Retiming (continued)}

\section*{Example:}


2-slow counterpart circuit

\section*{C-Slow Retiming (continued)}

Example (continued):
- 2-slow retiming after moving the registers to their optimal position (the critical path is reduced from 5 to 2 time units):
- This architecture can process two parallel data paths with interleaved data

excess feed-forward registers can
be eliminated after retiming

\section*{C-Slow Retiming (continued)}
- Example: A single 2-slow retimed IIR filter architecture can be used to process the real and imaginary parts of a complex-valued digital filter by interleaving the real and imaginary parts of the input:
\[
y_{r}[n]+j y_{i}[n]=h[n]^{*}\left(x_{r}[n]+j x_{i}[n]\right)=h[n]^{*} x_{r}[n]+j h[n] x_{i}[n]
\]
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{} \\
\hline
\end{tabular}


\section*{C-Slow Retiming by Data Stream}

\section*{Interleaving}
- The disjoint data stream property of C-slow retiming can be used to obtain parallel hardware threads, which interleave the input data stream between C identical circuits, each working at \(1 / \mathrm{C}\) of the input clock rate and finally multiplexing the results back together. This method is referred to as unfolding in some textbooks.
- The idea is related to loop unrolling used for optimizing forloops in multicore processors and GPUs
- The complementary method is hardware folding (hardware reuse), which uses a single hardware and a scheduler (FSM controller) to reduce the hardware size.
- Note: Systematic and ad hoc retiming and resource sharing may additionally be used to improve the area and timing performance of the design.

\section*{C-Slow Retiming by Data Stream Interleaving (continued)}

Algorithm: Any DFG can be unfolded by an unfolding factor \(J\) using the following two steps:
\(S_{0}\) ) To unfold the graph, each node \(U\) of the original \(D F G\) is replicated \(J\) times as \(\mathrm{U}_{0}, \ldots, \mathrm{U}_{\mathrm{J}-1}\) in the unfolded DFG.
\(S_{1}\) ) For two connected nodes \(U\) and \(V\) in the original DFG with \(w\) delays, draw J edges such that each edge \(\mathrm{j}(=0, \ldots, \mathrm{~J}-1)\) connects node \(\mathrm{U}_{\mathrm{j}}\) to node \(\mathrm{V}_{(\mathrm{j}+\mathrm{w}) \% \mathrm{~J}}\) with floor[(j+w)/J] delays.

Ref: [Khan, 2011] p. 349

\section*{C-Slow Retiming by Data Stream Interleaving (continued)}

\section*{Example: Feed-forward example}


Original circuit


Unfolded system (2-fold)

\section*{C-Slow Retiming by Data Stream Interleaving (continued)}

\section*{Example: Feedback systems}


Unfolded system (2-fold)

\section*{C-Slow Retiming by Data Stream Interleaving Example* (optional)}
- Example: Polyphase filter Implementation
\[
H(z)=\sum_{n=0}^{\infty} h[n] z^{-n}=h_{0}+h_{1} z^{-1}+h_{2} z^{-2}+\cdots
\]

\[
=\left(h_{0}+h_{M} z^{-M}+h_{2 M} z^{-2 M}+\cdots\right)
\]
\[
+z^{-1}\left(h_{1}+h_{M+1} z^{-M}+h_{2 M+1} z^{-2 M}+\cdots\right)+\cdots
\]
\[
+z^{-(M-1)}\left(h_{M-1}+h_{2 M-1} z^{-M}+h_{3 M-1} z^{-2 M}+\cdots\right)
\]
\[
=E_{0}\left(z^{M}\right)+z^{-1} E_{1}\left(z^{M}\right)+\cdots+z^{-(M-1)} E_{M-1}\left(z^{M}\right)
\]

\section*{Pipelining Feedback Systems by Algorithmic Modifications}
- Pipelining digital systems with feedback is a challenging issue and is not always solved using the previous methods. In this section, we study a few techniques for pipelining such systems by algorithmic modifications, using a simple case study.

Example: Consider a first-order recursion \(y[n]=a \cdot y[n-1]+x[n]\).
- Such equations appear in many applications, e.g., infinite-impulse response (IIR) filters in signal processing
- The multiplication is problematic for pipelining, since the result of \(a \cdot y[n-1]\) is needed for calculating \(y[n]\) before the next clock edge arrives

Solution?


\section*{Pipelining Feedback Systems by Algorithmic Modifications (continued)}
- The first-order recursion can be rewritten as follows:
\[
y[n]=a \cdot y[n-1]+x[n]=a \cdot(a \cdot y[n-2]+x[n-1])+x[n]=a^{2} \cdot y[n-2]+a \cdot x[n-1]+x[n]
\]
- This modified form requires more architecture (compared to the original form); but it can be pipelined:


\section*{Pipelining Feedback Systems by Algorithmic Modifications (continued)}
- More generally:
\[
y[n]=a \cdot y[n-1]+x[n]=a^{M} \cdot y[n-M]+\left(x[n]+a \cdot x[n-1]+\ldots+a^{M-1} \cdot x[n-M+1]\right)
\]
- This form can be pipelined as follows:


Note*: From the signal processing viewpoint, we are using the following property of the \(z\) transform of the system response:
\[
\begin{aligned}
H(z) & =1 /\left(1-a z^{-1}\right) \\
& =\left(1+a z^{-1}+\ldots+a^{M-1} z^{-M+1}\right) /\left(1-a^{M} z^{-M}\right)
\end{aligned}
\]

In other words, we are adding overlapping zeros and poles to the transfer function, in favor of pipelining

\footnotetext{
Feed forward part
}
- This method is known as look ahead transformation in the literature.

\section*{Architectural Improvements by Algorithmic Modifications*(optiona)}
- Replacing a system with it's algorithmically equivalent counterpart (in favor of architectural improvement ) is very common in digital implementations.
- Example: Consider a moving average filter (used for lowpass filtering) defined by the input-output recursion: \(y[n]=x[n]+x[n-1]+\ldots x[n-N+1]\)
Accordingly the impulse response and transfer functions of the system are:
\[
h[n]=\delta[n]+\delta[n-1]+\ldots \delta[n-N+1] \quad \text { or } \quad H(z)=1+z^{-1}+\ldots z^{-N+1}
\]

The FPGA implementation of this system requires N -input adders, which can cause huge combinational delays for large N .
A method for improving this limitation is by using pipelined adder-trees. Alternatively, one may use the equivalent system: \(y[n]=y[n-1]+x[n]-x[n-N]\) We have used the fact that:
\[
\begin{aligned}
H(z) & =\left(1+z^{-1}+\ldots+z^{-N+1}\right) \\
& =\left(1-z^{-N}\right) /\left(1-z^{-1}\right)
\end{aligned}
\]
- Cascaded Integrator Comb (CIC) also known as Hogenauer filters, which are very common in FPGA-based designs due to their multiplier-free property, are based on this method.

\section*{Further Reading}
- Further reading on pipelining, folding and unfolding techniques for feed-forward and feedback systems:
1. Khan, Shoab Ahmed. Digital design of signal processing systems: a practical approach. John Wiley \& Sons, 2011, Chapter 7.
2. Meyer-Baese, Uwe, and U. Meyer-Baese. Digital signal processing with field programmable gate arrays. Vol. 2. Berlin: Springer, 2004, Chapter 4.
3. Hauck, Scott, and Andre DeHon. Reconfigurable computing: the theory and practice of FPGA-based computation. Vol. 1. Elsevier, 2010, Chapter 18

\section*{METASTABILITY \& MULTIPLE CLOCK DOMAINS}

\section*{Introduction}
- Up to now, we have considered flip-flops and other logic devices as fully deterministic elements.
- However, in reality, no two flip-flops are "exactly" the same. The (minor) deviations between the electronic aspects and fabrication indeterminacies of these elements result in stochastic behaviors.
- Although current FPGA vendors guarantee extremely robust behaviors and extremely low probabilities of device failures, the consideration of the stochastic aspects are inevitable in certain cases, including multiple clock domain applications, which may result in metastability.
- In this section, we study some of the stochastic aspects of digital elements, such as flip-flops and robust design methods that reduce the probability of metastability and failure of digital systems.

> Reference: M. Arora. The art of hardware architecture: Design methods and techniques for digital circuits. Springer Science \& Business Media, 2011.

\section*{Review of Logic Circuits Timing Parameters}
- Clock period \(\left(\mathrm{t}_{\mathrm{c}}\right)\) : clock edge-to-edge time; inverse of clock frequency ( \(\mathrm{f}_{\mathrm{c}}\) )
- Clock Skew ( \(\mathrm{t}_{\text {skew }}\) ): indeterminacy of the clock edge arrival time
- Setup Time ( \(\mathrm{t}_{\text {setup }}\) ): data should be stable before
 clock edge
- Hold Time ( \(\mathrm{t}_{\text {hold }}\) ): data should be stable after clock edge
- Propagation Delay ( \(\mathrm{t}_{\mathrm{cQ}}\) ): clock edge to stable output
- Combinational delay ( \(\mathrm{t}_{\text {logic }}\) ): combinational logic circuit settling time
- Setup Slack ( \(\mathrm{t}_{\text {slack }}\) ): minimum data required time minus data arrival time:
- Positive: timing met

- Negative: timing violated
- We want: \(\mathrm{t}_{\mathrm{C}} \geq \mathrm{t}_{\mathrm{CQ}}+\mathrm{t}_{\text {logic }}+\mathrm{t}_{\text {logic }}+\mathrm{t}_{\text {skew }}\)

Note: HIGH-to-LOW and LOW-to-HIGH times are not necessarily the same

\section*{Review of Logic Circuits Timing Parameters (continued)}
- Note: All the listed parameters are stochastic in reality (vary over time and space)
- In single clock designs, the clock frequency ( \(\mathrm{f}_{\mathrm{C}}\) ) is selected such that the slack requirement is met. The maximum clock reported by synthesis tools is based on such calculations
- In multiple clock designs, the timing cannot be guaranteed when crossing between clock domains
- Result: The output logic is not known (HIGH, LOW, or even a voltage in between). This is known as metastability

\section*{Metastability}

Metastability can occur when:
1. A flip-flop's slack timing is violated (high clock rate)
2. The data input to a flip-flop is asynchronous to the clock (leading to setup or hold-time violations)
3. When using multiple unsynchronized clock domains.

- During metastability \(t_{C Q}\) becomes longer than its nominal value.
- The additional time beyond \(\mathrm{t}_{\mathrm{CQ}}\), which a metastable circuit requires to become stable is called the settling time ( \(\mathrm{t}_{\mathrm{MET}}\) )

\section*{Metastability Examples}


Ref: Stavinov, Evgeni. 100 power tips for FPGA designers. Evgeni Stavinov, 2011

\section*{Statistical Analysis of Metastability}

\section*{How often does metastability occur?}

Considering \(t_{C}\) as the FF clock period (inverse of \(f_{C}\) ), \(t_{D}\) as the asynchronous data period (inverse of \(f_{D}\) ), and \(w\) as the metastability window length:
- Considering the data transition probability to be uniform over the entire clock period and independent of the clock, the probability of data transition during a metastable window is \(\mathrm{w} / \mathrm{t}_{\mathrm{C}}=\mathrm{w} \cdot \mathrm{f}_{\mathrm{C}}\)
- Therefore, the rate of metastability is \(w \cdot f_{C} \cdot f_{D}\) (times per seconds)


\section*{Statistical Analysis of Metastability (continued)}

\section*{How long does it take to recover from metastability?}
- It can be shown that the electronic properties of flip-flops eventually take it back a stable state (0 or 1)
- Assuming that a flip-flop becomes metastable at \(t=0\), the probability of remaining in metastability after \(\mathrm{t}_{\text {MET }}\) seconds has been shown to be (approximately) exponentially decaying over time, i.e.:
\[
\operatorname{Pr}\left(\text { staying metastable } \geq \mathrm{t}_{\mathrm{MET}}\right)=e^{\frac{-\mathrm{t}_{\mathrm{MET}}}{\tau}}
\]
where \(\tau\) is a device and technology dependent parameter.
- Reference: Ginosar, Ran. "Metastability and synchronizers: A tutorial." IEEE Design \& Test of Computers 28.5 (2011): 23-35.

\section*{Statistical Analysis of Metastability (continued)}

\section*{Probability of Failure:}
- If the output of a flip-flop is sampled \(\mathrm{t}_{\text {MET }}\) seconds after the clock edge, the probability of failure (malfunction) is
\(\operatorname{Pr}(\) failure \()=\operatorname{Pr}\left(\right.\) enter metastability AND stay metastable \(\mathrm{t}_{\text {MET }}\) or longer)
- The above two events are statistically independent. Hence:
\(\operatorname{Pr}(\) failure \()=\operatorname{Pr}(\) enter metastability \() \cdot \operatorname{Pr}(\) stay metastable tMET or longer)

\section*{Mean Time Between Failures (MTBF) for Metastable Flip-Flops}

The industrial standard formula for Failure Rate and Mean Time Between Failures (MTBF) of a single stage metastable flip-flop is:
\[
\begin{aligned}
& \text { Failure Rate }= \frac{1}{\mathrm{MTBF}}=\mathrm{f}_{\mathrm{D}} \cdot \operatorname{Pr}(\text { failure })=\mathrm{f}_{\mathrm{D}} \cdot \underbrace{\text { W. } \mathrm{f}_{\mathrm{C}}}_{\begin{array}{c}
\text { Metastable window probability }
\end{array}} \times \underbrace{\mathrm{e}^{\frac{-t_{M E T}}{\tau}}}_{\begin{array}{l}
\text { The probability of remaining in } \\
\text { metastability for } t_{M E T} \text { seconds }
\end{array}} \\
& \text { (how often we are in a metastable window) }
\end{aligned}
\]
where:
- \(\mathrm{f}_{\mathrm{C}}\) : system clock rate (Flip-Flop clock)
- \(f_{D}\) : (asynchronous) input data clock rate
- W: metastability window length constant
- \(\tau\) : metastability time constant
- \(\mathrm{t}_{\mathrm{MET}}\) : time delay for the metastability to resolve itself

Note: W and \(\tau\) are constants depending on the setup-time and hold-time of the device (vendor and technology dependent)

\section*{MTBF Calculation}

Example 1: Consider a 28nm ASIC high-performance CMOS with \(\mathrm{W}=20 \mathrm{ps}\) and \(\tau=10 \mathrm{ps}\) (typical values for this process technology). Assuming \(\mathrm{f}_{\mathrm{C}}=1 \mathrm{GHz}\) and \(\mathrm{f}_{\mathrm{D}}=100 \mathrm{MHz}\), we find \(\mathrm{MTBF}=4 \times 10^{29}\) years for a single-stage synchronizer (the universe is estimated to be \(10^{10}\) years old).

\section*{MTBF Calculation (continued)}

Example 2: Suppose we want to guarantee a 1year MTBF (approximately \(3 \times 10^{7}\) s) on an Altera FLEX 10K CPLD. The MTBF constants of this family of Altera devices can be seen in the table below. In certain devices of this family \(t_{\text {setup }}=1.6 \mathrm{~ns}\). For a data frequency \(f_{D}=20 \mathrm{MHz}\) and clock frequency \(\mathrm{f}_{\mathrm{C}}=80 \mathrm{MHz}\) we have:
\[
\mathrm{t}_{\mathrm{MET}}=\frac{\ln \left(3 \times 10^{7}\right)+\ln \left[\left(80 \times 10^{6}\right)\left(20 \times 10^{6}\right)\left(1.01 \times 10^{-13}\right)\right]}{1.268 \times 10^{10}}=1.76 \mathrm{~ns}
\]

In this example the combination circuit shown in the figure can have the following maximum combinational delay to fulfil the required MTBF:
\(t_{\text {logic }} \leq 12.5 n s-1.76 n s-1.6 n s=9.14 n s\)


Note: Due to the logarithmic form of the equation, increasing \(\mathrm{t}_{\text {MET }}\) to 2.12 ns increases the MTBF to 100 years.
\begin{tabular}{|c|c|c|}
\hline Device & \(\mathbf{w}\) & \(\mathbf{1 / \mathbf { T }}\) \\
\hline FLEX 10K & \(1.01 \times 10^{-13}\) & \(1.268 \times 10^{10}\) \\
\hline FLEX 8000 & \(1.01 \times 10^{-13}\) & \(1.268 \times 10^{10}\) \\
\hline FLEX 6000 & \(1.01 \times 10^{-13}\) & \(1.268 \times 10^{10}\) \\
\hline MAX 9000 & \(2.98 \times 10^{-17}\) & \(5.023 \times 10^{9}\) \\
\hline MAX 7000 & \(2.98 \times 10^{-17}\) & \(5.023 \times 10^{9}\) \\
\hline
\end{tabular}

Ref: Metastability in Altera Devices (May 1999, Available: ftp://ftp.altera.com/pub/lit_req/document/an/an042.pdf)

\section*{MTBF of Multistage Synchronizers}

For multistage synchronizers:
\[
\mathrm{MTBF}=\frac{1}{\mathrm{~W} \cdot \mathrm{f}_{\mathrm{C}} \cdot \mathrm{f}_{\mathrm{D}}} \times \mathrm{e}^{\frac{\mathrm{t}_{\mathrm{MET} 1}}{\tau}} \times \mathrm{e}^{\frac{\mathrm{t}_{\mathrm{MET} 2}}{\tau}} \times \cdots
\]
where \(t_{\text {MET1 }}, t_{\text {MET2 }}\), etc. are the time delay for the metastability to resolve itself in each synchronizer stage.

How many synchronizer stages are required? The parameters \(W\) and \(\tau\) are commonly provided by IC manufacturers; \(\mathrm{f}_{\mathrm{C}}\) and \(\mathrm{f}_{\mathrm{D}}\) are also known by-design. The designer can define a desired MTBF, calculate \(t_{\text {MET }}\) and decide about the number of required stages to fulfil the required MTBF.

\section*{Metastability Guidelines}

Avoiding metastability (by design):
1. Avoiding real-time data transfer between different clock domains
2. Using a single global clock instead of multiple clock domains
3. Avoiding gated clocks and using standard clock decreasing techniques (using clock enable)
Solving metastability (by implementation):
1. Clock synchronization using DCMs
2. Using synchronizers (register chains and asynchronous FIFOs) to reduce the probability of metastability

Note: These methods only resolve metastability; but do not solve other rate mismatch issues, when transferring data between different clock domains. For example, sampling a data that changes with \(f_{D}=80 \mathrm{MHz}\), at a clock rate of \(f_{C}=100 \mathrm{MHz}\), results in regular repeated samples and sampling it at \(f_{C}=60 \mathrm{MHz}\) results in regular data loss (even without metastability).

\section*{Metastability Guidelines (continued)}

Example: Using FIFOs while crossing different clock domains


Ref: Stavinov, Evgeni. 100 power tips for FPGA designers. Evgeni Stavinov, 2011

\section*{FIFO Size Selection}

How to select the FIFO size? The overall producer data rate should not exceed the consumer rate of processing the data.
Note: A FIFO can not overcome rate differences (no matter how deep it is, it'll eventually overflow if the producer's data rate is consistently higher than consumer's). A FIFO can only overcome temporary producer-consumer rate differences by buffering the excess data.

producer
consumer
Ref: Stavinov, Evgeni. 100 power tips for FPGA designers. Evgeni Stavinov, 2011

\section*{Applications: Metastability due to TopModule Asynchronous Inputs}

The standard procedure for working with top-module (asynchronous) inputs is to pass them through one or more layers of flop-flops before any internal usage.


Not recommended


Standard method


Standard method (reduced risk of metastability)

Note: The probability of metastability decreases by increasing the number of FF layers Question: How to handle asynchronous input buses (group of asynchronous inputs)? Answer: By placing user defined constraints over the bus routing length.

\section*{Applications: Metastability in Two-Way Control/Acknowledge Systems}

- Reference: Ginosar, Ran. "Metastability and synchronizers: A tutorial." IEEE Design \& Test of Computers 28.5 (2011): 23-35.

\title{
Flip-Flop MTBF in Xilinx FPGA
}

Example: Xilinx Virtex II, metastability datasheet

Table legend: MTBF = \(\mathrm{e}^{\mathrm{K} 2 \text { * } \tau}\) F1 * F2 *K1
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Device } & \multicolumn{3}{|c|}{ XC2VP4 } & \multicolumn{3}{c|}{ XC2VP4 } & XC4005E -3 \\
\hline V \(_{\text {CC }}\) (V) & 1.5 & 1.35 & 1.65 & 1.5 & 1.35 & 1.65 & 5.0 \\
\hline Flip-Flop Type & CLB & CLB & CLB & IOB & IOB & IOB & CLB \\
\hline Low Frequency (MHz) & 300 & 310 & 390 & 310 & 300 & 420 & 109 \\
\hline Half Period (ps) & 1667 & 1613 & 1283 & 1613 & 1667 & 1190 & 4587 \\
\hline MTBF1 (ms) & 60,000 & 20,000 & 60,000 & 30,000 & 30,000 & 30,000 & 1,000 \\
\hline High Frequency (MHz) & 390 & 420 & 490 & 420 & 430 & 500 & 124.4 \\
\hline Half Period (ps) & 1282 & 1190 & 1020 & 1190 & 1163 & 1000 & 4019 \\
\hline MTBF2 (ms) & 1.69 & 1.046 & 5.16 & 0.987 & 1.84 & 6.96 & 0.016 \\
\hline Half Period Difference (ps) & 385 & 423 & 262 & 423 & 504 & 190 & 568 \\
\hline Ln (MTBF1 / MTBF2) & 10.478 & 9.86 & 9.36 & 10.322 & 9.70 & 8.37 & 11.09 \\
\hline K2 (per ns) & 27.2 & 23.3 & 35.7 & 24.4 & 19.24 & 44.05 & 19.52 \\
\hline 1 / K2 = tau (ps) & 36.8 & 42.9 & 28.0 & 41.0 & 52.0 & 22.7 & 51.2 \\
\hline MTBF multiply / 100 (ps) & 15.2 & 10.3 & 35.6 & 11.5 & 6.85 & 81.8 & 7.04 \\
\hline
\end{tabular}

Ref: https://china.xilinx.com/support/documentation/application_notes/xapp094.pdf
Note: Xilinx doesn't seem to list the FF MTBF of its newer devices; but it reports them in Vivado® during implementation.

\section*{Xilinx’s Metastability Test Circuit}


Ref: Xilinx Metastability Considerations (XAPP077.pdf January 1997, Available: http://userweb.eng.gla.ac.uk/scott.roy/DCD3/technotes.pdf)

\section*{Xilinx’s Metastability Test Results}


Ref: Xilinx Metastability Considerations (XAPP077.pdf January 1997, Available: http://userweb.eng.gla.ac.uk/scott.roy/DCD3/technotes.pdf)

\section*{Altera's Metastability Test Circuit}

All logic is part of the device under test.


Ref: ftp://ftp.altera.com/pub/lit_req/document/an/an042.pdf

\section*{Altera's Metastability Test Results}

Figure 6. FLEX 10K, FLEX 8000 \& FLEX 6000 MTBF Values


Ref: Metastability in Altera Devices (May 1999, Available: ftp://ftp.altera.com/pub/lit_req/document/an/an042.pdf)

\section*{Further Readings on Metastability}
- Kilts, Steve. Advanced FPGA design: architecture, implementation, and optimization. John Wiley \& Sons, 2007.
- Arora, Mohit. The art of hardware architecture: Design methods and techniques for digital circuits. Springer Science \& Business Media, 2011.
- Ginosar, Ran. "Metastability and synchronizers: A tutorial." IEEE Design \& Test of Computers 28.5 (2011): 23-35.
- http://www.ti.com/jp/lit/an/scza004a/scza004a.pdf
- http://userweb.eng.gla.ac.uk/scott.roy/DCD3/technotes.pdf
- https://www.altera.com/en US/pdfs/literature/wp/wp-01082-quartus-ii-metastability.pdf

\section*{MEMORY-MAP DESIGN IN FPGA-BASED SYSTEMS}

\section*{Introduction**}
- Complex FPGA-based systems can contain multiple units (modules), each having multiple operation modes that are selected by appropriate control pins (or control bus) and give output messages in different occasions (handshakes, error codes, overflow flags, etc.)
- Each element of a design should have a unique address in the system's memory map, which can be accessed via proper commands
- In mixed CPU-FPGA systems, the internal memory map of the FPGA is commonly accessible by the software units
- The design of a memory map is discussed in this section by examples
**This section is presented from industrial project source codes

\section*{Example: Xilinx ML605 Virtex-6 Evaluation Board}


\section*{Example: Xilinx ML605 Virtex-6 Evaluation Board (continued) \\ }


\section*{Memory Map}


Memory map conceptual illustration

\section*{Accessing the Memory Map}
- The internal memory map (MMap) of the FPGA and the protocol for accessing the MM is designed and implemented by the FPGA designer
- The MMap can be accessed through any of the I/O ports of the FPGA board. For example:
- Ethernet
- PCI-e
- JTAG
- USB
- Etc.

\section*{Accessing the Memory Map (continued)}
- Example: Suppose that we use the Ethernet as the access port of the ML605 FPGA board. The FPGA board can send and receive Ethernet packets, which can have an arbitrary format after decoding:


Decoded Ethernet packets (arbitrary format defined by the designer):
\begin{tabular}{|c|l|l|}
\hline flags & address & data \\
\hline\(p_{N-1}\) & \(p_{0}\)
\end{tabular}

\section*{Memory Map Implementation Techniques}
- Centralized: All modules have a set of input ports for commands and output ports for handshaking and messages. All input commands (to the FPGA) or output messages (from the FPGA) are handles by a single module (a command or message dispatcher), which has access to the command ports of all modules. The only command/message interface of the FPGA to the output world is this module.
- Distributed: There are no centralized command/message dispatchers. A common command bus is shared between all modules. Each module has a unique address (or address offset with respect to the top-module, for nested modules) in the memory map of the system. The commands/messages are handled locally by each module.

\section*{Centralized Memory Map Design}


\section*{Distributed Memory Map Design}


\section*{Nested Memory Maps}


\section*{Centralized vs Distributed Memory Maps}
\begin{tabular}{|c|c|c|}
\hline & Advantages & Drawbacks \\
\hline Centralized & \begin{tabular}{l}
- Less prone to design errors and bus write conflicts (centralized command dispatching) \\
- Simpler for constructing the memory map (explicit memory map addresses) \\
- No local command dispatchers \\
\(\checkmark\) Recommended for small and medium size designs
\end{tabular} & - All command/message ports appear as input/output ports of modules (more complication in the topmodule) \\
\hline Distributed & \begin{tabular}{l}
- Simplified top-module \\
- No centralized command dispatchers required \\
- Simpler for extension (similar module instances can be added to the design in a "plug-and-play" like manner) \\
\(\checkmark\) Recommended for complicated designs with possible future extensions
\end{tabular} & \begin{tabular}{l}
- More prone to design errors and bus handling by individual modules \\
- More complicated memory map encoding/decoding \\
- Each module requires a command dispatcher
\end{tabular} \\
\hline
\end{tabular}

\section*{DATA COMMUNICATION METHODS \& PROTOCOLS}

\section*{Introduction}
- As with other aspects of FPGA designs, data transfer inside FPGA and between FPGA systems can be fully customized.
- In this section we review the most common techniques used for data transfer in FPGA designs
- The two classes of data transfer methods that we study are:
- Stream Transfer
- Packet Transfer

\section*{Continuous Stream Data Transfer}
- Stream Transfer: used for continuous and synchronous data transfer between modules
- Usage: ADC, DAC, continuous data streams
- Advantage: no handshaking overheads; can use the maximum possible throughput between two endpoints
- Disadvantage: requires synchronization; even minor asynchrony between the sender and receiver clocks results in metastability, data replication or data loss
- Note: depending on the processing algorithm, continuous data streams can be up-sampled or down-sampled throughout processing

\section*{Packet (Block) Data Transfer}
- Packet (Block) Transfer: used for discrete data transfer between modules
- Usage: data/message communication between asynchronous modules
- Advantage: enables data transfer between different clock domains; robust to minor sender/receiver clock frequency mismatch (depending on the block size)
- Disadvantage: requires handshaking, packing overhead (start/stop/CRC words), reduced bandwidth and packing/unpacking hardware overheads

\section*{Block Processing of Streamed Data}
- A common requirement in many data processing systems is the block-wise processing of continuous data streams. Examples include: DFT filtering, Reed-Solomon encoding, H. 264 encoding, etc.
- The standard technique for implementing such algorithms is to use a dual-buffer at the interface between the continuous data stream and the block processor.
- As a rule if the block-wise algorithm processes a block of data faster than the data stream is accumulated in the input buffer (and read from the output buffer), no data loss occurs in the input (or output) and the block processing is masked from the outer world.

\section*{Block Processing of Streamed Data (continued)}

Dual-buffer implementation: When input is streamed in InBuff1, the block processor is working on previous data written in InBuff2. When the block processor is downloading its results in OutBuff2, the previous results are streamed from OutBuff1 to the output, etc.


\section*{The ARM Advanced Microcontroller Bus Architecture (AMBA)}
- Although on-chip data communications are rather arbitrary (especially in FPGA-based systems), standard protocols have been developed, which are currently adopted and supported by many processor, FPGA and ASIC vendors.
- The Arm AMBA is an open standard for the connection, management and communication of functional blocks in a system-on-a-chip (SoC), including FPGA-based systems.
- The AMBA AXI4 and AXI-Lite protocols are currently used in many Xilinx tools and IP cores
- AMBA AXI uses READY/VALID handshaking mechanisms

\section*{AMBAAXI4 and AXI-Lite Interfaces}
- AXI4 and AXI-Lite interfaces consist of five different channels:
- Read Address Channel
- Write Address Channel
- Read Data Channel
- Write Data Channel
- Write Response Channel

References and further reading on AXI interface protocols:
- AXI Reference Guide, https://www.xilinx.com/support/docu mentation/ip documentation/ug761 axi reference guide.pdf
- AMBA®AXI \({ }^{\text {TM }}\) and ACE \({ }^{\text {TM }}\) Protocol Specification, https://www.arm.com/products/syste m-ip/amba-specifications
- AXI4-StreamingtoStellarIP Interface, http://www.4dsp.com/pdf/AN001 KC 705 FMC104 AXI FFTcore tutorial. pdf


\section*{SCALABLE DESIGNS AND AUTOMATIC HDL CODE GENERATION}

\section*{Scalable Design and Automatic HDL Code Generation}
- Verilog and VHDL have limited features for scalable and parametric designs (such as genvar, generate, etc.)
- In this section, we will learn how to write scripts in other languages (C, Java, Python, Matlab, etc.) to generate synthesizable HDL codes
- These methods can be used to generate user defined HDL libraries, Netlists and EDIF files.
- The basic idea is to open a .v or .vhd file in another language and start writing in it with Verilog or VHDL supported syntax, while using the flexibilities and features of the higher level language.

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

\section*{Example 1: Matlab script for generating Running DFT Verilog code}
```

clear;
close all;
fname = 'RunningDFT8';
INLEN = 16; % input data width
NDFTIN = 8; % Number of temporal DFT samples
NDFTINBITS = ceil(log2(NDFTIN)); % input data number of bits
OUTLEN = INLEN + NDFTINBITS; % output data width
DFTSamples = 0 : NDFTIN-1; % The frequency indexes
NDFTOUT = length(DFTSamples); % Number of temporal DFT samples
NDFTOUTBITS = ceil(log2(NDFTOUT)); % output data number of bits
theta = 2*pi*DFTSamples/NDFTIN;
phase = round (exp(1j*theta)*(2^(INLEN-1)-1));
tm = clock; tm = floor(tm(4:6));
fid = fopen([fname '.v'],'W');
fprintf(fid,['`timescale 1ns / 1ps\n',...
///////////////////////////////////////////////////////////////////////////////////\n',...
'// Company: Signal Processing Center (SPC), Shiraz University\n',...
'// Engineer: Reza Sameni\n',...
'// Web: www.sameni.info\n',...
'// \n',...
'// Create Date: %d:%d:%d %s \n',...
'// Design Name: Running Discrete Fourier Transform (DFT)\n',...
'// Module Name: %
'// Project Name: Real Time Spectrum Analysis\n',...
'// Target Devices: Virtex-5\n',...
'// Tool versions: \n',...
'// Description: This module calculates the %d-point running Discrete Fourier \n//\t\t\t\tTransform (DFT)

```

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

\section*{Example 1 (continued): Output Verilog file}
```

|timescale 1ns / 1ps
// Company: Signal Processing Center (SPC), Shiraz University
// Engineer: Reza Sameni
// Web: WWw.sameni.info
//
// Create Date:
// Design Name:
// Module Name:
// Project Name:
// Target Devices:
Running Discrete Fourier Transform (DFT)
RunningDFT8
Real Time Spectrum Analysis
// Target Devices:
// Description: This module calculates the 8-point running Discrete Fourier
Transform (DFT) of a stream of complex valued signal over 8
frequency samples.
The module has been automatically generated by RunningDFTGenerator.m.
Dependencies: Xilinx Core Generator Complex Multiplier
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments: www.spc.shirazu.ac.ir
//
//////////////////////////////////////////////////////////////////////////////////
module RunningDFT8(clock, ce, reset, logresult, xr, xi, loggedaddress, xxrlogged, xxilogged);
input clock;
input ce;
input reset;
input logresult
input [15:0] xr;
input [15:0] xi;
input [2:0]loggedaddress;

```

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

\section*{Example 1 (continued): Output Verilog file continued}
```

output reg [18:0]xxrlogged;
output reg [18:0]xxilogged;
reg [2:0]oldestpointer;
reg [15:0]fifor[7:0];
reg [15:0]fifoi[7:0]
reg [18:0]deltar;
reg [18:0]deltai
reg [18:0]xxrloggedarray[7:0];
reg [18:0]xxiloggedarray[7:0];
// for simulation only
integer i;
initial begin
for(i = 0 ; i< 8 ; i=i+1)begin
fifor[i] = 0,
fifoi[i] = 0;
end
for(i = 0 ; i < 8 ; i=i+1)begin
xxrloggedarray[i] = 0;
xxiloggedarray[i] = 0;
end
oldestpointer = 0;
deltar = 0;
deltai = 0;
end
// end simulation initialization
always @(posedge clock)if(ce)begin
if(reset) begin
oldestpointer <= 0;
deltar <= 0;
deltai <= 0;

```
    else begin
        deltar <= xr - fifor[oldestpointer];
        deltai <= xi - fifoi[oldestpointer];
        fifor[oldestpointer] <= xr;
        fifoi[oldestpointer] <= xi;
        oldestpointer <= oldestpointer + 1;
    end
end
wire [18:0]xxr0;
wire [18:0]xxi0
MultiplyAxB multiplier0 (
    ar(xxr0 + deltar)
    ai(xxi0 + deltai),
    .br(16'd32767),
    .bi (16'd0),
    clk(clock),
    ce (ce),
    sclr(reset),
    .pr(xxr0),
    .pi(xxi0)) /* synthesis syn_noprune =1 syn_preserve = 1 */;
wire [18:0]xxr1;
wire [18:0]xxil
MultiplyAxB multiplier1 (
    .ar(xxr1 + deltar)
    ai(xxi1 + deltai),
    br(16'd23170),
    .bi(16'd23170)
    .clk(clock),
    .ce (ce),
    sclr(reset)

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

\section*{Example 2: Generating Multilayer Perceptron Artificial Neural Networks RTL codes in C\# (By Pejman Torabi, Shiraz University)}


\section*{Scalable Design and Automatic HDL Code Generation (continued)}

\section*{Example 2 (continued): Generated modules}
```

module TOP ( In1, In2, In3, In4, In5, In6, In7, In8,
Out1, Out2, Out3, Out4, Out5, Out6, Out7, Out8,
clk, en, res);
module Layer1 ( i1 ,i2, i3, i4, i5, i6, i7, i8,
w001001,w001002,w001003,w001004,w001005,w001006,w001007,w001008, B001, ...
Out1, Out2, Out3, Out4, Out5, Out6, Out7, Out8,
clk,en,res);
module Layer ( i1, i2, i3, i4, i5, i6, i7, i8,
w001001, w001002, w001003, w001004, w001005, w001006, w001007,w001008, B001,···
Out1, Out2, Out3, Out4, Out5, Out6, Out7, Out8,
clk, en, res);
module ActFunc ( In_AF1, In_AF2, In_AF3, In_AF4, In_AF5, In_AF6, In_AF7, In_AF8,
Out_AF\overline{1}, Out_AF\overline{2}, Out_AF\overline{3}, Out_AF\overline{4}, Out_AF\overline{5}, Out_AF\overline{6}, Out_AF\overline{7}, Out_AF\overline{8},
clk, en, res);
module Function_Interpolation (inputVal, outputVal, clk);
module mult (a, b, z, clk);
module Layer_End ( i1,i2,i3,i4,i5,i6,i7,i8,
w001001, w001002, w001003, w001004, w001005, w001006, w001007, w001008, B001,
Out1, Out2, Out3, Out4, Out5, Out6, Out7, Out8,
clk, en, res);
module ActFunc_End (In_AF1, In_AF2, In_AF3, In_AF4, In_AF5, In_AF6, In_AF7, In_AF8,
Out_AF1, Out_AF2, Out_AF3, Out_AF4, Out_AF5, Out_AF6, Out_AF7, Out_AF8,
clk,en,res);

```

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

Example 2 (continued): RTL schematic of the generated codes



\footnotetext{

}

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

\section*{Example 3: Xilinx HEX file generation in Matlab}
```

clear;
close all;
N = 340;
n = (0:N-1);
nbits = 16;
sine = sin(2*pi*n/N);
cosine = cos(2*pi*n/N);
figure
hold on
stem(cosine);
stem(sine,'r');
grid
fid1 = fopen('sine_init_vals.hex','w');
fid2 = fopen('cosine_init_vals.hex','w');
for i = 1:N
fprintf(fid1,'%s\n',hex(fi(sine(i),1,nbits,nbits-1)));
fprintf(fid2,'%s\n',hex(fi(cosine(i),1,nbits,nbits-1)));
end
fclose(fid1);
fclose(fid2);

```

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

\section*{Example 3 (continued): Output HEX file}
\begin{tabular}{|rl|}
\hline 1 & 0000 \\
2 & 025 e \\
3 & 04 bb \\
4 & 0718 \\
5 & 0974 \\
6 & 0 bcf \\
7 & 0 e 2 a \\
8 & 1083 \\
9 & 12 db \\
10 & 1531 \\
11 & 1785 \\
12 & 19 d 7 \\
13 & 1 c 27 \\
14 & 1 e 75 \\
15 & 20 bf \\
16 & 2307 \\
17 & 254 c \\
18 & 278 e \\
19 & 29 cc \\
20 & 2 c 07 \\
\hline
\end{tabular}
\begin{tabular}{|ll|}
\hline 21 & \(2 e 3 d\) \\
22 & 3070 \\
23 & \(329 e\) \\
24 & \(34 c 8\) \\
25 & \(36 e d\) \\
26 & \(390 e\) \\
27 & \(3 b 29\) \\
28 & \(3 d 40\) \\
29 & \(3 f 51\) \\
30 & \(415 c\) \\
31 & 4362 \\
32 & 4562 \\
33 & \(475 c\) \\
34 & \(494 f\) \\
35 & \(4 b 3 d\) \\
36 & \(4 d 23\) \\
37 & 4 f 03 \\
38 & \(50 d c\) \\
39 & 52 ae \\
40 & 5478 \\
\hline
\end{tabular}
\begin{tabular}{|ll|}
\hline 41 & \(563 c\) \\
42 & \(57 f 7\) \\
43 & \(59 a b\) \\
44 & \(5 b 58\) \\
45 & \(5 c f c\) \\
46 & \(5 e 98\) \\
47 & \(602 c\) \\
48 & \(61 b 7\) \\
49 & \(633 a\) \\
50 & \(64 b 4\) \\
51 & 6625 \\
52 & \(678 e\) \\
53 & \(68 e d\) \\
54 & \(6 a 43\) \\
55 & \(6 b 90\) \\
56 & \(6 c d 4\) \\
57 & \(6 e 0 e\) \\
58 & \(6 \mathrm{f} 3 e\) \\
59 & 7065 \\
60 & 7182 \\
\hline
\end{tabular}
\begin{tabular}{|ll|}
\hline 61 & 7295 \\
62 & 739 e \\
63 & 749 c \\
64 & 7591 \\
65 & 767 b \\
66 & 775 b \\
67 & 7831 \\
68 & 78 fc \\
69 & 79 bc \\
70 & 7 a 72 \\
71 & 7 b 1 d \\
72 & 7 bbd \\
73 & 7 c 53 \\
74 & 7 cde \\
75 & 7 d 5 d \\
76 & 7 dd 2 \\
77 & 7 e 3 c \\
78 & 7 e 9 b \\
79 & 7 eee \\
80 & 7 f 37 \\
\hline
\end{tabular}
\begin{tabular}{|rl|}
\hline 81 & 7 f 74 \\
82 & 7 fa 7 \\
83 & 7 fce \\
84 & 7 fea \\
85 & 7 ffa \\
86 & 7 fff \\
87 & 7 ffa \\
88 & 7 fea \\
89 & 7 fce \\
90 & 7 fa 7 \\
91 & 7 f 74 \\
92 & 7 f 37 \\
93 & 7 eee \\
94 & 7 e 9 b \\
95 & 7 e 3 c \\
96 & 7 dd 2 \\
97 & 7 d 5 d \\
98 & 7 cde \\
99 & 7 c 53 \\
100 & 7 bb
\end{tabular}

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

\section*{Example 4: Xilinx coefficient file generation in C}
```

\#include<stdio.h>
\#include<math.h>
\#define PI (4*atan(1))
void main()
{
int N = 400;
int Radix = 16;
int Coefficient_Width = 16;
int MaxNum = (1<<(Coefficient_Width-1)) - 1;
int AllOnes = (1<<Coefficient_Width) - 1;
unsigned *CoefData;
CoefData = new unsigned[N];
FILE* fil;
fil = fopen("Sine400.coe", "w");
fprintf(fil,";\n; XILINX CORE Generator(tm) Look-Up-Table (.COE) File\n;
Generated by Reza Sameni\n;\n; Generated on: 7-May-2012 12:52:00\n;\n");
fprintf(fil,"memory_initialization_radix = %d;\n", Radix);
///fprintf(fil,"Coefficient_Width = %d;\n", Coefficient_Width);
fprintf(fil,"memory_initialization_vector = ");
for(int i = 0 ; i < N ; i++)
{
CoefData[i] = int(MaxNum*sin(i*2.*PI/N)) \& AllOnes;
if(i < N-1)
fprintf(fil,"%x,", CoefData[i]);
else
fprintf(fil,"%x;\n", CoefData[i]);
}
fclose(fil);
}

```

\title{
Scalable Design and Automatic HDL Code Generation (continued)
}

\section*{Example 4 (continued): Output COE file}

\begin{abstract}
; XILINX CORE Generator(tm) Look-Up-Table (.COE) File
Generated by Reza Sameni
Generated on: 7-May-2012 12:52:00
;
memory_initialization_radix = 16;
memory_initialization_vector =
\(0,202,405,607,809, a 0 a, c 0 b, e 0 b, 100 a, 1208,1405,1601,17 \mathrm{fb}, 19 \mathrm{f} 4,1 \mathrm{beb}, 1 \mathrm{de} 1,1 \mathrm{fd} 4,21 \mathrm{c} 6,23 \mathrm{~b} 5,25 \mathrm{a} 2,278 \mathrm{~d}, 2975\) ,2b5b, 2d3e,2f1e, \(30 \mathrm{fb}, 32 \mathrm{~d} 5,34 \mathrm{ac}, 367 \mathrm{f}, 384 \mathrm{f}, 3 \mathrm{a} 1 \mathrm{~b}, 3 \mathrm{be} 4,3 \mathrm{da} 9,3 \mathrm{f} 6 \mathrm{a}, 4127,42 \mathrm{e} 0,4495,4645,47 \mathrm{f1}, 4999\), 4b3b,4cd \(9,4 e 73,5007,5196,5320,54 a 5,5624,579 e, 5912,5 a 81,5 b e a, 5 d 4 e, 5 e a b, 6002,6154,629 f, 63 e 4,6523,665 b, 678 \mathrm{~d}, 68\) b8,69dc, \(6 \mathrm{afa}, 6 \mathrm{c} 12,6 \mathrm{~d} 22,6 \mathrm{e} 2 \mathrm{~b}, 6 \mathrm{f} 2 \mathrm{e}, 7029,711 \mathrm{e}, 720 \mathrm{~b}, 72 \mathrm{f} 1,73 \mathrm{~d} 0,74 \mathrm{a} 7,7578,7640,7701,77 \mathrm{bb}, 786 \mathrm{~d}, 7918,79 \mathrm{bb}, 7\) a56,7ae9,7b75, 7bf9,7c75,7ce9,7d56,7dba, 7e17,7e6b, 7eb8,7efc,7f39,7f6d,7f99,7fbe,7fda,7fee,7ffa,7fff, 7ffa, \(7 \mathrm{fee}, 7 \mathrm{fda}\), \(7 \mathrm{fbe}, 7 \mathrm{f} 99,7 \mathrm{f} 6 \mathrm{~d}, 7 \mathrm{f} 39,7 \mathrm{fc}, 7 \mathrm{eb} 8,7 \mathrm{e} 6 \mathrm{~b}, 7 \mathrm{e} 17,7 \mathrm{dba}, 7 \mathrm{~d} 56,7 \mathrm{ce} 9,7 \mathrm{c} 75,7 \mathrm{bf} 9,7 \mathrm{~b} 75,7 \mathrm{ae} 9,7 \mathrm{a} 56,79 \mathrm{bb}\) , 7918, 786d, 77bb, 7701, 7640,7578,74a7,73d0,72f1,720b,711e, 7029,6f2e, 6e2b, 6d22, 6c12, 6afa, 69dc, 68b8, 678 d, 665b, 6523,63e4,629f,6154,6002,5eab,5d4e,5bea, 5a81,5912,579e,5624,54a5,5320,5196,5007,4e73,4cd9,4b 3b,4999,47f1,4645,4495,42e0,4127,3f6a, 3da9, 3be4, 3a1b, 384f,367f,34ac, 32d5,30fb, 2f1e, 2d3e, 2b5b, 2975, 2 78d,25a2,23b5,21c6,1fd4,1de1, 1beb, 19f4,17fb, 1601,1405,1208,100a,e0b, c0b,a0a, 809, 607, 405,202,0,fdfe,
 ,d4a5, d2c2, d0e2,cf05, cd2b, cb54, c981, c7b1, c5e5, c41c, c257,c096,bed9,bd20,bb6b, b9bb,b80f,b667,b4c5,b32 7,b18d,aff9, ae6a, ace0, ab5b, a9dc, a862, a6ee, a57f, a416, a2b2,a155, 9ffe, 9eac, 9d61, 9c1c, 9add, 99a5, 9873, 97 \(48,9624,9506,93 e e, 92 \mathrm{de}, 91 \mathrm{~d} 5,90 \mathrm{~d} 2,8 \mathrm{fd} 7,8 \mathrm{ee} 2,8 \mathrm{df5} 5 \mathrm{~d} 0 \mathrm{f}, 8 \mathrm{c} 30,8 \mathrm{~b} 59,8 \mathrm{a} 88,89 \mathrm{c} 0,88 \mathrm{ff}, 8845,8793,86 \mathrm{e} 8,8645,8\) 5aa, 8517, 848b, 8407,838b, 8317,82aa, 8246, 81e9,8195, 8148, 8104, 80c7, 8093, 8067, 8042, 8026, 8012, 8006, 8001, \(8006,8012,8026,8042,8067,8093,80 c 7,8104,8148,8195,81 e 9,8246,82 a a, 8317,838 b, 8407,848 b, 8517,85 a a, 8645\) , \(86 e 8,8793,8845,88 \mathrm{ff}, 89 \mathrm{c} 0,8 \mathrm{a} 88,8 \mathrm{~b} 59,8 \mathrm{c} 30,8 \mathrm{~d} 0 \mathrm{f}, 8 \mathrm{df5}, 8 \mathrm{ee} 2,8 \mathrm{fd} 7,90 \mathrm{~d} 2,91 \mathrm{~d} 5,92 \mathrm{de}, 93 \mathrm{ee}, 9506,9624,9748,987\) 3,99a5,9add,9c1c, 9d61,9eac, 9 ffe , a155, a2b2, a416, a57f, a6ee, a862, a9dc, ab5b, ace0, ae6a, aff9, b18d,b327,b4 c5,b667,b80f,b9bb,bb6b,bd20,bed9, c096, c257, c41c, c5e5, c7b1, c981, cb54, cd2b, cf05, d0e2, d2c2,d4a5, d68b, d 873, da5e, dc4b, de3a,e02c,e21f,e415,e60c,e805,e9ff,ebfb,edf8,eff6,f1f5,f3f5,f5f6,f7f7,f9f9,fbfb,fdfe;
\end{abstract}

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

Example 5: Automatic listing generation for LaTeX reports. Project reports (specifically in LaTeX) can be automatically updated with the latest version of the source codes
```

close all;
clc;
d = dir('*.v')
fid = fopen('VerilogSourceCodeListing.tex','w')
for i = 1 : length(d)
I = strfind(d(i).name,'_');
lbl = d(i).name;
if(~isempty(I))
dd = d(i).name
for j = 1: length(I)
8dd = [dd(1:(I(j)-1 + (j-1))) '\' dd( (I(j) + (j-1)):end)];
dd = [dd(1:(I(j)-1 - (j-1))) '\' dd( (I (j+1) - (j-1)):end)];
end
lbl = dd;
end
fprintf(fid, '<br>lstinputlisting[basicstyle = <br>footnotesize, language = Verilog, label = \&s, caption
= \&s]{SourceCodes/Verilog/\&s}\n',d(i).name, d(i).name, d(i).name);
end
fclose(fid);
d = dir('ipcore_dir<br>*.xco');
fid = fopen('XilinxCoreGeneratorCodeListing.tex','w');
for i = 1 : length(d)
I = strfind(d(i).name,'_');
lbl = d(i).name;
if(~isempty(I))
dd = d(i).name;
for j = 1: length(I)
8dd = [dd(1:(I(j)-1 + (j-1))) '\' dd( (I(j) + (j-1)):end)];
dd = [dd(1:(I(j)-1 - (j-1))) dd( (I(j) + 1 - (j-1)):end)];
end
lbl = dd;
end
fprintf(fid, '<br>lstinputlisting[basicstyle = <br>footnotesize, language = Verilog, label = %s, caption
= \&s]{SourceCodes/Verilog/ipcore_dir/%s}\n',lbl, lbl, d(i).name);
end
fclose(fid);

```

\section*{Scalable Design and Automatic HDL Code Generation (continued)}

\section*{Example 5: Output LaTeX listing}

1 \lstinputlisting[basicstyle = \footnotesize, language = Verilog, label = AnalyticSignal.v, caption = AnalyticSignal.v]\{SourceCodes/Verilog/ AnalyticSignal.v\}
2 \lstinputlisting[basicstyle \(=\) \footnotesize, language \(=\) Verilog, label \(=\) CICFilter.v, Caption \(=\) CICFilter.v] \{SourceCodes/Verilog/CICFilter.v\}
3 \lstinputlisting[basicstyle \(=\) \footnotesize, language \(=\) Verilog, label \(=\) CICFilter2Channel.v, caption \(=\) CICFilter2Channel.v]\{SourceCodes/Verilog/ CICFilter2Channel.v\}
4 \lstinputlisting[basicstyle \(=\) \footnotesize, language \(=\) Verilog, label \(=\) CICFilter6Channel.v, caption = CICFilter6Channel.v]\{SourceCodes/Verilog/ CICFilter6Channel.v\}
5 \lstinputlisting[basicstyle \(=\) \footnotesize, language \(=\) Verilog, label \(=\) ClockDecimator.v, caption \(=\) ClockDecimator.v]\{SourceCodes/Verilog/ ClockDecimator.v\}
6 \lstinputlisting[basicstyle \(=\) \footnotesize, language \(=\) Verilog, label \(=\) DFTCore.v, caption = DFTCore.v] \{SourceCodes/Verilog/DFTCore.v\}
7 \lstinputlisting[basicstyle \(=\) \footnotesize, language \(=\) Verilog, label \(=\) DFTCoreTop.v, caption = DFTCoreTop.v]\{SourceCodes/Verilog/DFTCoreTop.v\}
8 \lstinputlisting[basicstyle \(=\) \footnotesize, language \(=\) Verilog, label \(=\) DFTCoreTopTB.v, caption \(=\) DFTCoreTopTB.v]\{SourceCodes/Verilog/ DFTCoreTopTB.v\}
9 \lstinputlisting[basicstyle \(=\) \footnotesize, language \(=\) Verilog, label \(=\) DIFMArbitrage.v, caption = DIFMArbitrage.v]\{SourceCodes/Verilog/ DIFMArbitrage.v\}
10 \lstinputlisting[basicstyle \(=\) \footnotesize, language \(=\) Verilog, label \(=\) DIFMCorrelator.v, caption = DIFMCorrelator.v]\{SourceCodes/Verilog/ DIFMCorrelator.v\}
11 \lstinputlisting[basicstyle = \footnotesize, language = Verilog, label = DIFMCorrelator2.v, caption = DIFMCorrelator2.v]\{SourceCodes/Verilog/ DIFMCorrelator2.v\}

\section*{Further Examples}
- CORDIC core generators
- LFSR generators
- Fast Fourier Transform (FFT) architecture generator

\section*{FPGA DESIGN DOCUMENTATION}

\section*{Hardware Documentation**}
- Design documentation is a necessary and essential part of any engineering project
- Both specific and general documentation tools and techniques can be used for hardware documentation
- Some of these techniques and tools are reviewed in this section by example: Doxygen, LaTeX, etc.
**This section is presented from industrial project reports

\section*{ADVANCED TOPICS*}

\section*{(Optional)}

\section*{Advanced Topics in FPGA Design}

In this section some of the advanced topics in FPGA designs are introduced by presenting a general overview:
- User Constraint File (UCF) format and options
- Fault tolerant designs and redundancy
- Robust FSM implementations
- Power analysis and power efficient designs
- Microprogrammed FSM
- MicroBlaze \({ }^{\text {TM }}\) Technology
- Hardware Trojans and backdoors in FPGA designs
- FPGA board PCB considerations

\section*{Power Analysis and Management}
- Power efficient FPGA design is a critical issue in current industrial level systems.
- Various power management techniques are reviewed in this section.
- Xilinx power analysis tools: PlanAhead Power Estimator, XPower Estimator (XPE), XPower Analyzer (XPA)

\section*{References:}
1. Stavinov, E. (2011). 100 power tips for FPGA designers. Evgeni Stavinov.
2. Xilinx Power Solutions http://xilinx.com/power
3. Seven Steps to an Accurate Power Estimation using XPE, Xilinx White Paper WP353 http://www.xilinx.com/support/documentation/white papers/wp353.pdf
4. XPower User Guide, Xilinx User Guide UG440 http://www.xilinx.com/support/documentation/user guides/ug440.pdf

\section*{Hardware Signatures, Trojans and Backdoors}

\section*{Discussed issues:}
- Inserting designer signatures, firmware versions, and revision dates in the hardware memory map (similar to undocumented API in software libraries)
- FPGA backdoors and Trojans
- Delivering trial version firmware with limited features (utilization counters and finite duration versions)
- Remote FPGA/CPLD reconfiguration (via Ethernet, Radio links, etc.)

\section*{Robust and Fault-Tolerant FPGA Designs}

\section*{Discussed issues:}
- Adding hardware redundancy
- Voting between identical logic circuits
- Redundant logic circuits with improved fault tolerance (not to always use minimal representations of logic circuits)
- Extending ideas similar to gain and phase margins in digital circuits (for logical control systems)

\section*{THE END}```


[^0]:    Harvard Architecture Pipelining

[^1]:    Preferred synchronous reset mechanism

