3D IC Interconnect Parasitic Capacitance Extraction with a Reformulated PGD Algorithm - Archive ouverte HAL Access content directly
Conference Papers Year : 2016

3D IC Interconnect Parasitic Capacitance Extraction with a Reformulated PGD Algorithm

(1) , (1) , (1) , (1) , (2)
1
2

Abstract

Proper generalized decomposition (PGD) is a new model order reduction (MOR) method based on the use of separated representations. In this work, PGD is applied on 3D capacitance extraction of interconnects in IC to reduce its computational complexity. To make the PGD solver feasible, the complex geometries are simplified by a characteristic function technique. 3D singular value decomposition (SVD) of the characteristic functions is avoided by a reformulation of the PGD algorithm. A numerical example is given to verify the method.
Not file

Dates and versions

hal-01513819 , version 1 (25-04-2017)

Identifiers

Cite

Yalan Li, Shuai Yan, Xiaoyu Xu, Pengfei Lyu, Zhuoxiang Ren. 3D IC Interconnect Parasitic Capacitance Extraction with a Reformulated PGD Algorithm. Conference CEFC 2016, Nov 2016, Miami (Floride), United States. ⟨10.1109/CEFC.2016.7816140⟩. ⟨hal-01513819⟩
53 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More