130‐nm BiCMOS design of low‐pass negative group delay integrated RL‐circuit - IM2NP- UMR 7334 Accéder directement au contenu
Article Dans Une Revue International Journal of Circuit Theory and Applications Année : 2022

130‐nm BiCMOS design of low‐pass negative group delay integrated RL‐circuit

Résumé

A design method of low-pass (LP) negative group delay (NGD) integrated circuit (IC) implemented in 130-nm BiCMOS technology is investigated. The LP-NGD circuit is composed by RL-network with BiCMOS high Ohmic unsalicided N+poly resistor and symmetrical high current spiral inductor. The design methodology of the investigated LP-NGD circuit is explained by chip layout process. Then, the pre-simulation is performed with the design rule check (DRC) and 225 µm × 215 µm layout versus schematic (LVS) approaches. The LP-NGD design feasibility of the BiCMOS IC implementation is validated by AC frequency domain simulation with realistic component implementation constraints. As expected, the ideally calculated and simulated results show NGD of about-100 ps with 1.12 GHz cutoff frequency and-6 dB attenuation. Moreover, the LP-NGD function is also verified with transient analyses with Gaussian pulse and arbitrary waveform signals. As expected, despite the attenuation, the output signal leading and tailing edges appear in time-advance of about-100 ps compared to the input ones.
Fichier principal
Vignette du fichier
CTA_21_0770_R1_data_availability_Final.pdf (811.87 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03969116 , version 1 (02-02-2023)

Identifiants

Citer

Blaise Ravelo, Wenceslas Rahajandraibe, Mathieu Guerin, Benoît Agnus, Preeti Thakur, et al.. 130‐nm BiCMOS design of low‐pass negative group delay integrated RL‐circuit. International Journal of Circuit Theory and Applications, 2022, 50 (6), pp.1876-1889. ⟨10.1002/cta.3263⟩. ⟨hal-03969116⟩
21 Consultations
31 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More